Eaton EDR 3000 - Page 758

EDR-3000 IM02602003E
Special Assignment List for all Digital Input Signals and all Logic Outputs
Name Description
-.- No assignment
DI-4P X1.DI 1 Signal: Digital Input
DI-4P X1.DI 2 Signal: Digital Input
DI-4P X1.DI 3 Signal: Digital Input
DI-4P X1.DI 4 Signal: Digital Input
DI-8P X1.DI 1 Signal: Digital Input
DI-8P X1.DI 2 Signal: Digital Input
DI-8P X1.DI 3 Signal: Digital Input
DI-8P X1.DI 4 Signal: Digital Input
DI-8P X1.DI 5 Signal: Digital Input
DI-8P X1.DI 6 Signal: Digital Input
DI-8P X1.DI 7 Signal: Digital Input
DI-8P X1.DI 8 Signal: Digital Input
Logic.LE1.Gate Out Signal: Output of the logic gate
Logic.LE1.Timer Out Signal: Timer Output
Logic.LE1.Out Signal: Latched Output (Q)
Logic.LE1.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE2.Gate Out Signal: Output of the logic gate
Logic.LE2.Timer Out Signal: Timer Output
Logic.LE2.Out Signal: Latched Output (Q)
Logic.LE2.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE3.Gate Out Signal: Output of the logic gate
Logic.LE3.Timer Out Signal: Timer Output
Logic.LE3.Out Signal: Latched Output (Q)
Logic.LE3.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE4.Gate Out Signal: Output of the logic gate
Logic.LE4.Timer Out Signal: Timer Output
Logic.LE4.Out Signal: Latched Output (Q)
Logic.LE4.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE5.Gate Out Signal: Output of the logic gate
Logic.LE5.Timer Out Signal: Timer Output
Logic.LE5.Out Signal: Latched Output (Q)
Logic.LE5.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE6.Gate Out Signal: Output of the logic gate
Logic.LE6.Timer Out Signal: Timer Output
www.eaton.com 746