EasyManua.ls Logo

MEDIATEK Ralink MT7620 - Page 57

Default Icon
523 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
PGMT7620_V.1.0_040503
Page 57 of 523
MT7620 PROGRAMMING GUIDE
Integrated 802.11n MAC/BBP and 2.4 GHz RF/FEM Router-on-a-Chip
Bits
Type
Name
Description
Initial Value
6
RW
PIO
PIO interrupt status type
0x0
5
RW
UART
UART interrupt status type
0x0
4
RW
PCM
PCM interrupt status type
0x0
3
RW
ILL_ACC
Illegal access interrupt status type
0x0
2
RW
WDTIMER
Watchdog timer interrupt status type
0x0
1
RW
TIMER0
Timer 0 interrupt status type
0x0
0
RW
SYSCTL
System control interrupt status type
0x0
NOTE:
0: IRQ type 0
1: IRQ type 1
The interrupt type may be changed at any time; if the interrupt type is changed while the interrupt is active,
the interrupt is immediately redirected.
40. INTRAW: Raw Interrupt Status before Enable Mask (offset: 0x0030)
Bits
Type
Name
Description
Initial Value
31:20
-
-
Reserved
0x0
19
RO
UDEV
USB device interrupt status before mask
0x0
18
RO
UHST
USB host interrupt status before mask
0x0
17
RO
ESW
Ethernet Switch interrupt status before mask
0x0
16
-
-
Reserved
0x0
15
RO
R2P
R2P interrupt status before mask
0x0
14
RO
SDHC
SDHC interrupt status before mask
0x0
13
-
-
Reserved
0x0
12
RO
UARTLITE
UARTLITE interrupt status before mask
0x0
11
RO
SPI
SPI interrupt status before mask
0x0
10
RO
I2S
I2S interrupt status before mask
0x0
9
RO
PC
MIPS performance counter interrupt status
before mask
0x0
8
-
-
Reserved
0x0
7
RO
DMA
DMA interrupt status before mask
0x0
6
RO
PIO
PIO interrupt status before mask
0x0
5
RO
UART
UART interrupt status before mask
0x0
4
RO
PCM
PCM interrupt status before mask
0x0
3
RO
ILL_ACC
Illegal access interrupt status before mask
0x0
2
RO
WDTIMER
Watchdog timer interrupt status before mask
0x0
1
RO
TIMER0
Timer 0 interrupt status before mask
0x0
0
RO
SYSCTL
System control interrupt status before mask
0x0
NOTE: These bits are set if the corresponding interrupt is asserted from the source. The status bit is set if the
interrupt is active, even if it is masked, and regardless of the interrupt type. This provides a single-access
snapshot of all active interrupts for implementation of a polling system.

Table of Contents

Related product manuals