EasyManua.ls Logo

NEC express5800 A2010b - Using Memory RAS Feature

NEC express5800 A2010b
491 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
1. Installing / Removing Internal Options
Chapter 2 Preparations
1.14.6
Using Memory RAS Feature
The server has RAS feature including "Independent", "Independent + Rank Sparing", "Independent + Mirroring",
"Lock Step, "Lock Step + Rand Sparing", "Lock Step + Mirroring", and "Memory Scrubbing" modes.
Note
Refer to List of features supported by additional memory board in 1.14.3 Memory
RAS Feature before using memory RAS feature.
Only the features that additional memory board support can be used.
The server has two memory controllers per a processor. A memory controller and a memory riser are connected
one-to-one. The memory riser has eight DIMMs and two memory buffers, and 4 memory channels for controlling
memory.
(1) Independent mode
In this mode, the four memory channels operate independently. It supports ECC correction (64-Bit Data + 8-Bit
ECC) and SDDC (Single Device Data Correction) that corrects an error to a single DRAM.
Memory performance is higher than LockStep mode (*1), however, RAS feature is rather poor.
Note
Use NE3302-H010F/H011F/H012F/H013F additional memory for Independent mode.
DIMM #1
DIMM #5
DIMM #2
DIMM #6
DIMM #3
DIMM #7
DIMM #4
DIMM #8
CH0
CH1
CH2
CH3
SMI0
SMI1
DIMM #1
DIMM #5
DIMM #2
DIMM #6
DIMM #3
DIMM #7
DIMM #4
DIMM #8
CH0
CH1
CH2
CH3
SMI2
SMI3
Memory Riser #1
Memory Riser #2
Memory Buffer #1
Memory Buffer #2
Memory Buffer #1
Memory Buffer #2
Memory Controller #1
Memory Controller #2
Processor
Express5800/A1040b, A2040b, A2020b, A2010b User's Guide
194

Table of Contents

Related product manuals