15. A/D Converter
puorG92/C61M
page 229
854fo7002,03.raM21.1.veR
2110-1010B90JER
Figure 15.7 ADCON0 to ADCON2 Registers in One-Shot Mode
A/D Control Register 0
(1)
Symbol Address After Reset
ADCON0 03D6
16 00000XXX2
b7 b6 b5 b4 b3 b2 b1 b0
Analog input pin
select bit
(2, 3)
CH0
Bit Symbol Bit Name Function
CH1
CH2
A/D operation mode
select bit 0
(3)
MD0
MD1
Trigger select bit
TRG
ADST
A/D conversion start flag 0: A/D conversion disabled
1: A/D conversion started
Frequency select bit 0CKS0
RW
A/D Control Register 1
(1)
Symbol Address After Reset
ADCON1 03D7
16 0016
Bit Name FunctionBit Symbol
b7 b6 b5 b4 b3 b2 b1 b0
A/D Sweep Pin
Select Bit
SCAN0
SCAN1
MD2
BITS
8/10-Bit Mode Select Bit 0 : 8-bit mode
1 : 10-bit mode
VCUT
Vref Connect Bit
(2)
A/D Operation Mode
Select Bit 1
1 : Vref connected
0
0
0 0: One-shot mode or delayed trigger mode
0,1
b4 b3
1
Frequency Select Bit 1
CKS1
0 : Any mode other than repeat sweep
mode 1
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
See Table 15.2
Refer to Table 15.2
(b7-b6)
0
b2 b1 b0
0 0 0: Select AN0
0 0 1: Select AN1
0 1 0: Select AN2
0 1 1: Select AN3
1 0 0: Select AN4
1 0 1: Select AN5
1 1 0: Select AN6
1 1 1: Select AN7
NOTES:
1. If the ADCON0 register is rewritten during A/D conversion, the conversion result will be undefined.
2. AN0
0 to AN07, AN20 to AN27, and AN30 to AN32 can be used in the same way as AN 0 to AN7. Use bits ADGSEL1
and ADGSEL 0 in the ADCON2 register to select the desired pin.
3. After rewriting bits MD1 and MD0, set bits CH2 to CH0 over again using an another instruction.
0: Software trigger
1: Hardware trigger (AD
TRG trigger)
Invalid in one-shot mode
Nothing is assigned. If necessary, set to 0.
When read, the contents are 0
NOTES:
1. If the ADCON1 register is rewritten during A/D conversion, the conversion result will be undefined.
2. If the VCUT bit is reset from 0 (Vref unconnected) to 1 (Vref connected), wait for 1 µs or more before starting
A/D conversion.
NOTE:
1. If the ADCON2 register is rewritten during A/D conversion, the conversion result will be undefined.
A/D Control Register 2
(1)
Symbol Address After Reset
ADCON2 03D4
16
00
16
b7 b6 b5 b4 b3 b2 b1 b0
A/D conversion method
select bit
Bit Symbol Bit Name Function RW
SMP
Reserved bit
Set to
0
0
A/D input group select
bit
0 0: Select port P10 group
0 1: Select port P9 group
1 0: Select port P0 group
1 1: Select port P1/P9 group
b2 b1
Frequency select bit 2
CKS2
ADGSEL0
ADGSEL1
RW
RW
RW
RW
RW
(b3)
Nothing is assigned. If necessary, set to 0.
When read, the content is 0
(b7-b6)
RW
TRG1
Trigger select bit 1
0: Without sample and hold
1: With sample and hold
Set to 0 in one-shot mode
See Table 15.2
0