5. Resets
puorG92/C61M
page 36
854fo7002,03.raM21.1.veR
2110-1010B90JER
5.2 Software Reset
The MCU resets its pins, CPU, and SFRs when the PM03 bit in the PM0 register is set to 1 (reset) and the
MCU executes a program in an address indicated by the reset vector. Then the on-chip oscillator is se-
lected as the CPU clock.
The software reset does not reset some portions of the SFRs. Refer to 4. Special Function Registers
(SFRs) for details.
5.3 Watchdog Timer Reset
The MCU resets its pins, CPU, and SFRs when the PM12 bit in the PM1 register is set to 1 (watchdog timer
reset) and the watchdog timer underflows. The MCU executes a program in an address indicated by the
reset vector. Then the on-chip oscillator is selected as the CPU clock.
The watchdog timer reset does not reset some portions of the SFRs. Refer to 4. Special Function Regis-
ters (SFRs) for details.
5.4 Oscillation Stop Detection Reset
The MCU resets its pins, CPU, and SFRs and stops if the main clock stop is detected when the CM20 bit in
the CM2 register is set to 1 (oscillation stop, re-oscillation detection function enabled) and the CM27 bit in
the CM2 register is 0 (reset at oscillation stop detection). Refer to the section 7.8 oscillation stop, re-
oscillation detection function for details.
The oscillation stop detection reset does not reset some portions of the SFRs. Refer to 4. Special Func-
tion Registers (SFRs).
Figure 5.1 Example Reset Circuit
RESET
V
CC
RESET
V
CC
0V
0V
More than td(ROC) + td(P-R)
Equal to or less
than 0.2V
CC
Equal to or less
than 0.2V
CC
Recommended
operating
voltage
To Next Page
Loading...
Need help?
General
