Virtex-5 RocketIO GTP Transceiver User Guide www.xilinx.com 201
UG196 (v1.3) May 25, 2007
R
Chapter 10
GTP-to-Board Interface
Analog Design Guidelines
Overview
In designs with FPGAs that contain GTP transceivers,
the overall system performance of a
communication link is highly dependent on the characteristics of the power supply and
clocking design on both endpoints. This chapter discusses guidelines and
recommendations for these topics.
As a prerequisite, the design guidelines outlined in the Virtex-5 PC Board Designers Guide
must be observed to keep the power supply and switching noise on the board to a
minimum. Additionally, it is highly recommended to use Point-of-Load (POL) power
distribution techniques as outlined in:
http://www.xilinx.com/xlnx/xweb/xil_tx_display.jsp?sTechX_ID=al_point_of_load
Refer to the book EMC and the Printed Circuit Board [Ref 6] by Mark I. Montrose and
sponsored by the IEEE Electromagnetic Compatibility Society for additional guidelines.
Implementation of these guidelines not only improves system margins but is a prerequisite
for compliance to regulations as defined by Federal Communications Commission (FCC)
and the Verband Deutscher Elektrotechniker (VDE) regarding Electromagnetic
Compatibility (EMC), Electromagnetic Interference (EMI), and Radio Frequency
Interference (RFI).
Ports and Attributes
Table 10-1 defines the analog pins.
Table 10-1: Analog Pins
Pins Dir Description
MGTAVCC In
MGTAVCC is the analog supply for the internal analog
circuits of the GTP_DUAL tile.
MGTAVCCPLL In
MGTAVCCPLL is the analog supply for the shared PLL
and the clock routing and muxing network of the
GTP_DUAL tile.
MGTAVTTRX In
MGTAVTTRX is the analog supply for the receiver circuits
and termination of the GTP_DUAL tile.
MGTAVTTRXC In
MGTAVTTRXC is the analog supply for resistor
calibration and standby circuit of the entire device.
To Next Page
Loading...
Need help?
General
