TOTAL- ACEXTREME® SIGNALS
Data Device Corporation DS-BU-67301B-G
www.ddc-web.com
1/14
Table 26. Signal Pinout by Ball Location
BALL Signal Name BALL Signal Name BALL Signal Name
D9 GND_LOGIC K9 RXDATA_OUT_A_L T9 +3.3V_XCVR
D10 +3.3V_LOGIC K10 TXDATA_IN_A T10 NC
D11 GND_LOGIC K11 TXDATA_IN_A_L T11 EXT_TRIG
D12 NC K12 DISCRETE_IO_2 T12 NC
D13 nRTBOOT K13 DISCRETE_IO_1 T13 USER_OUTPUT_1
D14 DISABLE_MULTI_RT K14 GND_LOGIC T14 NC
D15 NC K15 NC T15 NC
D16 NC K16 NC T16 NC
D17 CHA_1553_L K17 NC T17 CHB_1553_L
D18 CHA_1553_L K18 NC T18 CHB_1553_L
E1 C/BE[3]#/CPU_ADDR(03) L1 PCI_AD(13)/CPU_DATA(13) U1 NC
E2
PCI_AD(22)/CPU_DATA(
22) L2 PAR/CPU_ADDR(04) U2 NC
E3
PCI_AD(21)/CPU_DATA(
21) L3 PCI_AD(11)/CPU_DATA(11) U3 NC
E4 GND_LOGIC L4 PCI_AD(02)/CPU_DATA(02) U4 NC
E5 +1.8V_CORE L5 PCI_AD(00)/CPU_DATA(00) U5 NC
E6 +1.8V_CORE L6 MSW_nLSW U6 RXDATA_IN_B
E7 +1.8V_CORE L7 ADMULTI U7 RXDATA_IN_B_L
E8 +1.8V_PLL L8 TRIG_SEL U8 NC
E9 GND_LOGIC L9 TXDATA_OUT_B_L U9 NC
E10 GND_LOGIC L10 TXDATA_OUT_B U10 +3.3V_XCVR
E11 GND_XCVR L11 TXINH_OUT_B U11 NC
E12 GND_XCVR L12 nMCRST/nINCMD U12 NC
E13 TEMP_DIODE L13 DISCRETE_IO_3 U13 USER_OUTPUT_2
E14 GND_LOGIC L14 DISCRETE_IO_6 U14 GND_LOGIC
E15 NC L15 NC U15 NC
E16 NC L16 NC U16 NC
E17 CHA_1553_L L17 NC U17 NC
E18 CHA_1553_L L18 NC U18 NC
F1
PCI_AD(23)/CPU_DATA(
23) M1 PCI_AD(09)/CPU_DATA(09) V1 NC
F2 HOST_CLK/PCI CLK M2 PCI_AD(14)/CPU_DATA(14) V2 NC
F3
PCI_AD(20)/CPU_DATA(
20) M3 C/BE[0]#/CPU_ADDR(00) V3 NC
F4 GND_LOGIC M4 PCI_AD(05)/CPU_DATA(05) V4 NC
To Next Page
Loading...
Need help?
General