EasyManua.ls Logo

Eaton EDR 3000 - Page 756

Eaton EDR 3000
770 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
EDR-3000 IM02602003E
Name Description
Logic.LE78.Gate In1-I State of the module input: Assignment of the Input Signal
Logic.LE78.Gate In2-I State of the module input: Assignment of the Input Signal
Logic.LE78.Gate In3-I State of the module input: Assignment of the Input Signal
Logic.LE78.Gate In4-I State of the module input: Assignment of the Input Signal
Logic.LE78.Reset Latch-I State of the module input: Reset Signal for the Latching
Logic.LE79.Gate Out Signal: Output of the logic gate
Logic.LE79.Timer Out Signal: Timer Output
Logic.LE79.Out Signal: Latched Output (Q)
Logic.LE79.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE79.Gate In1-I State of the module input: Assignment of the Input Signal
Logic.LE79.Gate In2-I State of the module input: Assignment of the Input Signal
Logic.LE79.Gate In3-I State of the module input: Assignment of the Input Signal
Logic.LE79.Gate In4-I State of the module input: Assignment of the Input Signal
Logic.LE79.Reset Latch-I State of the module input: Reset Signal for the Latching
Logic.LE80.Gate Out Signal: Output of the logic gate
Logic.LE80.Timer Out Signal: Timer Output
Logic.LE80.Out Signal: Latched Output (Q)
Logic.LE80.Out inverted Signal: Negated Latched Output (Q NOT)
Logic.LE80.Gate In1-I State of the module input: Assignment of the Input Signal
Logic.LE80.Gate In2-I State of the module input: Assignment of the Input Signal
Logic.LE80.Gate In3-I State of the module input: Assignment of the Input Signal
Logic.LE80.Gate In4-I State of the module input: Assignment of the Input Signal
Logic.LE80.Reset Latch-I State of the module input: Reset Signal for the Latching
Sgen.Running Signal: Measuring value simulation is running
Sgen.Ex Start Simulation-I State of the module input:External Start of Fault Simulation (Using the test parameters)
Sgen.ExBlo Module Input State: External Blocking
Sgen.Ex ForcePost-I State of the module input:Force Post state. Abort simulation.
Sys.PS 1 Signal: Parameter Set 1
Sys.PS 2 Signal: Parameter Set 2
Sys.PS 3 Signal: Parameter Set 3
Sys.PS 4 Signal: Parameter Set 4
Sys.PSS manual Signal: Manual switch over of a Parameter Set
Sys.PSS via Comm Signal: Parameter Set Switch via Communication
Sys.PSS via Inp fct Signal: Parameter Set Switch via Input Function
Sys.Min. 1 param changed Signal: At least one parameter has been changed
Sys.Program Mode Bypass Signal: Short-period bypass of the Program Mode.
Sys.Maint Mode Active Signal: Arc Flash Reduction Maintenance Active
www.eaton.com 744

Table of Contents

Related product manuals