EasyManuals Logo

Intel Stratix 10 Configuration User Guide

Intel Stratix 10
113 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #46 background imageLoading...
Page #46 background image
Table 17. Parameter Settings for New CFI Flash Device
Parameter Description
CFI flash device name Define the CFI flash name
CFI flash device ID Specify the CFI flash identifier code
CFI flash manufacturer ID Specify the CFI flash manufacturer identification number
CFI flash extended device ID Specify the CFI flash extended device identifier, only applicable for AMD-
compatible CFI flash memory device
Flash device is Intel compatible Turn on the option if the CFI flash is Intel compatible
Typical word programming time Typical word programming time value in µs unit
Maximum word programming time Maximum word programming time value in µs unit
Typical buffer programming time Typical buffer programming time value in µs unit
Maximum buffer programming time Maximum buffer programming time value in µs unit
Note: You must specify either the word programming time parameters, buffer
programming time parameters, or both. Do not leave both programming
time parameters with the default value of zero.
4. Click OK to save the parameter settings.
5. After you add, update, or remove the new CFI flash memory device, click OK.
The Windows registry stores user flash information. Consequently, you must have
system administrator privileges to store the parameters in the Define New CFI Flash
Device window in the Intel Quartus Prime Pro Edition Programmer.
3.1.6.3. Parameters
Table 18. PFL II General Parameters
Options Value Description
Operating mode Flash Programming and FPGA
Configuration
Flash Programming
FPGA Configuration
Specifies the operating mode of flash programming and FPGA
configuration control in one IP core or separate these functions
into individual blocks and functionality.
Targeted flash
device
CFI Parallel Flash Specifies the flash memory device connected to the PFL II IP
core.
Tri-state flash
bus
On
Off
Allows the PFL II IP core to tri-state all pins interfacing with the
flash memory device when the PFL II IP core does not require
access to the flash memory.
Table 19. PFL II Flash Interface Setting Parameters
Options Value Description
Number of flash
devices used
CFI Parallel Flash: 1–16 Specifies the number of flash memory devices connected to the
PFL II IP core.
Largest flash
density
CFI Parallel Flash: 8 Mbit–2 Gbit Specifies the density of the flash memory device to be
programmed or used for FPGA configuration. If you have more
than one flash memory device connected to the PFL II IP core,
specify the largest flash memory device density.
continued...
3. Intel Stratix 10 Configuration Schemes
UG-S10CONFIG | 2018.11.02
Intel Stratix 10 Configuration User Guide
Send Feedback
46

Table of Contents

Other manuals for Intel Stratix 10

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel Stratix 10 and is the answer not in the manual?

Intel Stratix 10 Specifications

General IconGeneral
BrandIntel
ModelStratix 10
CategoryControl Unit
LanguageEnglish

Related product manuals