EasyManua.ls Logo

SONIX SN32F264 - Page 5

Default Icon
141 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
SN32F260 Series
32-Bit Cortex-M0 Micro-Controller
SONiX TECHNOLOGY CO., LTD Page 5 Version 1.5
4.3.2 DEEP-SLEEP MODE............................................................................................................... 49
4.4 WAKEUP ......................................................................................................................................... 49
4.4.1 OVERVIEW .............................................................................................................................. 49
4.4.2 WAKEUP TIME ........................................................................................................................ 49
4.5 STATE MACHINE OF PMU ........................................................................................................... 50
4.6 OPERATION MODE COMPARSION TABLE .............................................................................. 51
4.7 PMU REGISTERS ........................................................................................................................... 52
4.7.1 Power Control register (PMU_CTRL) ..................................................................................... 52
5
5
5
GENERAL PURPOSE I/O PORT (GPIO) .......................................................................................... 53
5.1 OVERVIEW ..................................................................................................................................... 53
5.2 GPIO MODE .................................................................................................................................... 53
5.3 GPIO REGISTERS ........................................................................................................................... 54
5.3.1 GPIO Port n Data register (GPIOn_DATA) (n=0,1,2,3)......................................................... 54
5.3.2 GPIO Port n Mode register (GPIOn_MODE) (n=0,1,2,3) ...................................................... 54
5.3.3 GPIO Port n Configuration register (GPIOn_CFG) (n=0,1,2,3) ............................................ 54
5.3.4 GPIO Port n Interrupt Sense register (GPIOn_IS) (n=0,1,2,3) ............................................... 56
5.3.5 GPIO Port n Interrupt Both-edge Sense register (GPIOn_IBS) (n=0,1,2,3) ........................... 56
5.3.6 GPIO Port n Interrupt Event register (GPIOn_IEV) (n=0,1,2,3) ............................................ 56
5.3.7 GPIO Port n Interrupt Enable register (GPIOn_IE) (n=0,1,2,3) ............................................ 57
5.3.8 GPIO Port n Raw Interrupt Status register (GPIOn_RIS) (n=0,1,2,3) ................................... 57
5.3.9 GPIO Port n Interrupt Clear register (GPIOn_IC) (n=0,1,2,3) .............................................. 57
5.3.10 GPIO Port n Bits Set Operation register (GPIOn_BSET) (n=0,1,2,3) .................................... 57
5.3.11 GPIO Port n Bits Clear Operation register (GPIOn_BCLR) (n=0,1,2,3) ............................... 58
6
6
6
16-BIT TIMER0 WITH CAPTURE FUNCTION .............................................................................. 59
6.1 OVERVIEW ..................................................................................................................................... 59
6.2 FEATURES ...................................................................................................................................... 59
6.3 PIN DESCRIPTION ......................................................................................................................... 59
6.4 BLOCK DIAGRAM ......................................................................................................................... 60
6.5 TIMER OPERATION ...................................................................................................................... 61
6.5.1 Edge-aligned Up-counting Mode ............................................................................................. 61
6.6 PWM ................................................................................................................................................. 62
6.6.1 PWM Mode 1 ............................................................................................................................ 62
6.6.2 PWM Mode 2 ............................................................................................................................ 63
6.7 CT16BN REGISTERS ...................................................................................................................... 64
6.7.1 CT16Bn Timer Control register (CT16Bn_TMRCTRL) (n=0,1) ............................................. 64
6.7.2 CT16Bn Timer Counter register (CT16Bn_TC) (n=0,1) ......................................................... 64
6.7.3 CT16Bn Prescale register (CT16Bn_PRE) (n=0,1) ................................................................. 64
6.7.4 CT16Bn Prescale Counter register (CT16Bn_PC) (n=0,1) ..................................................... 65

Table of Contents

Related product manuals