EasyManuals Logo

Tektronix 7613 User Manual

Tektronix 7613
224 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #211 background imageLoading...
Page #211 background image
Vertical
Amplifier
TABLE
2-2A
High-Frequency
Compensation
Primary
Area
Adjustment
of
Pulse
Affected
Best
Sweep
Rate
C2416
(11)
First
10
nano-
20
nanoseconds/
R2416
(12)
seconds
division
R2519
(13)
C2418
(9)
First
5
nano-
20
nanoseconds/
R2418
(10)
seconds
division
C2456
(14)
First
2
nano-
5
nanoseconds/
seconds
division
(X10
Mag
and
0.05
us)
C2469
Adjust
for
20
nanoseconds/
(located
off
minimum
overall
division
the
board,
see
aberrations
Fig.
6-7A).
p.
ADJUST~Position
the
top
of
the
6
division
display
to
the
center
horizontal
graticule
line.
Set
the
7B53A
to
5
nanoseconds/division
(X10
Mag
and
0.05
us).
Adjust
trig-
gering
for
a
stable
+
Slope
display.
Adjust
C2456
(adjust-
ment
14)
for
0.2
divisions
of
aberration
on
the
front
corner
of
the
pulse
top.
Adjust
calibration
fixture
position
control
for
a
centered
six-division
display
and
check
for
aberrations
as
in
step
15b.
Remove
the
calibration
fixture
from
the
left
vertical
compartment
and
install
it
in
the
right
vertical
compartment.
q.
Set
the
VERT
MODE
switch
to
RIGHT.
r,
CHECK—For
optimum
square
leading
corner
and
flat
top
on
the
displayed
pulse
with
aberrations
not
to
exceed
40.1
or
—0.1
division,
with
total
peak-to-peak
aberrations
not
to
exceed
0.2
division
(use
Time/Div
and
Rep
Rate
settings
as
fisted
in
steps
a
through
0).
5.
ADJUST—If
necessary,
compromise
the
adjustments
in
steps
a
through
o
to
obtain
best
response
for
both
left
and
right
vertical
compartments.
t.
To
verify
correct
high-frequency
compensation,
per-
form
the
bandwidth
check
as
given
in
step
16
of
the
7613/R7613
Service
Manual
Calibration
Procedure.
Refer
to
your
7613/R7613
Service
Manual
for
the
remainder
of
the
calibration
procedure
(Step
16
and
up).
M20610/1073
REV.
MAY
1974
7613/R7613
SN
B150000-up
CIRCUIT
DESCRIPTION
CHANGES
FOR
7613/R7613
VERTICAL
AMPLIFIER
SN
B150000-up
Replace
the
text
in
your
7613/R7613
Service
Manual
for
VERTICAL
INTERFACE,
VERTICAL
AMPLIFIER,
and
Figures
3-16,
3-17,
and
3-18
with
the
following:
VERTICAL
INTERFACE
General
The
Vertical
Interface
circuit
selects
the
vertical
deflec-
tion
signal
from
the
output
of
the
left
vertical
or
the
right
vertical
plug-in
unit.
Fig.
3-164
shows
a
detailed
block
diagram
of
the
Vertical
Interface
circuit.
A
schematic
of
this
circuit
is
shown
on
the
accompanying
diagram.
Vertical
Channel
Switch
The
Vertical
Channei
Switch
stage
(controlled
primarily
by
the
Mainframe
Vertical
Mode
Command
from
the
Logic
circuit)
determines
which
vertical
signal
is
to
be
sent
to
the
Delay-Line
Driver
stage.
Resistors
R2333-R2335
and
R2337-R2339
establish
the
input
resistance
of
this
stage
and
provide
a
load
for
the
left
and
right
vertical
units.
Resistors
R2347-R2349
and
R2357-R2359-R2329
establish
the
operating
levels
for
this
stage.
R2343
and
R2353
set
the
current
gain
for
each
channel,
C2345-R2345
and
C2355-R2355
provide
frequency
compensation.
The
Vertical
Channel
Switch
stage
is
made
up
primarily
of
integrated
circuit
U2340,
which
is
the
same
type
as
used
for
the
Trigger
Channel
Switch.
An
input/output
table
for
U2340
is
shown
in
Fig.
3-17A.
U2340
provides
a
high
impedance
differential
input
for
the
signal
from
the
left
vertical
unit
at
pins
2
and
15,
and
the
signal
from
the
right
vertical
unit
at
pins
7
and
10.
The
output
signal
at
pins
12
and
13
is
a
differential
signal
that
is
connected
to
the
Delay-Line
Driver
stage
through
R2366-R2376.
The
sum
of
the
DC
output
currents
at
pins
12
and
13
is
always
equal
to
the
sum
of
the
DC
input
currents
at
pins
1,8,9,
and
16
in
all
modes.
This
provides
a
constant
DC
bias
to
the
following
stage
as
the
VERT
MODE
switch
is
changed.
When
the
VERT
MODE
switch
is
set
to
LEFT,
the
level
at
pin
4
is
LO.
This
level
allows
the
signal
from
the
left
vertical
unit
to
pass
to
the
output
while
the
signal
from
the
right
vertical
unit
is
blocked.
In
the
RIGHT
position
of
the
VERT
MODE
switch,
the
level
at
pin
4
is
HI.
Now,
the
signal
from
the
right
vertical
unit
is
connected
to
the
output
while
the
signal
from
the
left
vertical
unit
is
blocked.
Page
3
of
13
7613

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Tektronix 7613 and is the answer not in the manual?

Tektronix 7613 Specifications

General IconGeneral
BrandTektronix
Model7613
CategoryTest Equipment
LanguageEnglish

Related product manuals