EasyManua.ls Logo

Abov MC96F8204 Series

Abov MC96F8204 Series
212 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
166
MC96F8204
ABOV Semiconductor Co., Ltd.
12.3 IDLE Mode
The power control register is set to 01h to enter the IDLE Mode. In this mode, the internal oscillation circuits remain
active. Oscillation continues and peripherals are operated normally but CPU stops. It is released by reset or interrupt.
To be released by interrupt, interrupt should be enabled before IDLE mode. If using reset, because the device
becomes initialized state, the registers have reset value.
Figure 12.1 IDLE Mode Release Timing by External Interrupt
External
Interrupt
OSC
Normal Operation
Release
CPU Clock
Stand-by Mode
Normal Operation

Table of Contents

Related product manuals