EasyManua.ls Logo

Abov MC96F8204 Series

Abov MC96F8204 Series
212 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
37
MC96F8204
ABOV Semiconductor Co., Ltd.
7.22 Recommended Circuit and Layout
{ }
MC96F8204
XOUT
XIN
I/O
VSS
VDD
High-Current Part
Infrared LED,
FND(7-Segment),
,,,,,
etc
{ }
0.01uF
VCC
0.1uF
This 0.1uF capacitor should be within
1cm from the VDD pin of MCU on the
PCB layout.
{ }
This 0.01uF capacitor is alternatively
for noise immunity.
X-tal
The main crystal should be within 1cm from the pins of MCU on the PCB layout.
+
0.1uF
VDD VCC
{ }
The MCU power line (VDD and VSS)
should be separated from the high-
current part at a DC power node on
the PCB layout.
DC Power
Figure 7.16 Recommended Circuit and Layout for Main X-TAL OSC
{ }
MC96F8204
I/O
VSS
VDD
High-Current Part
Infrared LED,
FND(7-Segment),
,,,,,
etc
{ }
0.01uF
VCC
0.1uF
This 0.1uF capacitor should be within
1cm from the VDD pin of MCU on the
PCB layout.
{ }
This 0.01uF capacitor is alternatively
for noise immunity.
The sub crystal should be within 1cm from the pins of MCU on the PCB layout.
+
0.1uF
VDD VCC
{ }
The MCU power line (VDD and VSS)
should be separated from the high-
current part at a DC power node on
the PCB layout.
DC Power
SXOUT
SXIN
32.768kHz
The load capacitors of the sub clock
- C1, C2: CL x 2 ± 15%
- CL = (C1 x C2)/(C1 + C2) - Cstray
- CL: the specific capacitor value of crystal
- Cstray: the parasitic capacitor of a PCB (1pF 1.5pF)
C1
C2
Figure 7.17 Recommended Circuit and Layout for Sub X-TAL OSC

Table of Contents

Related product manuals