6243/44 DC Voltage Current Source/Monitor Operation Manual
5.2.8 Status Byte
5-11
5.2.8 Status Byte
The 6243/44 features a hierarchical status register structure that conforms to the IEEE standard 488.2-1987
and can send various statuses of the 6243/44 to the controller. The following explain the operation model
of this status byte together with the event allocation.
(1) Status Register
The 6243/44 employs a status register model as defined by the IEEE standard 488.2-1987 that con-
sists of an Event Register and an Enable Register.
(a) Event Register
The event register latches and keeps the status for each event. (It may also hold changes.)
Once this register is set, it remains set until it is read out by query or cleared by *CLS.
Data cannot be written to the Event Register.
(b) Enable Register
The Enable Register specifies for which bits in the Event Register a valid status summary should
be generated. The Enable Register quires the Event Register by AND, and the OR of the result
is generated as the summary. The summary is written to the Status Byte Register.
Data can be written to the Enable Register.
The 6243/44 has the following 4 types of status registers.
• Status Byte Register
• Standard Event Register
• Device Event Register
• Error Register