EasyManuals Logo

Anritsu MS9710C User Manual

Anritsu MS9710C
269 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #131 background imageLoading...
Page #131 background image
Section 8 Status Structure
8-12
8.4 Standard Event Status Register
8.4.1 Definition of standard event status register bits
Any device conforming to IEEE 488.2 must have the standard event register.
Operation of the standard event register model is shown below. As it has already
been explained, here we will explain the meaning of standard event status register
bits given in IEEE 488.2.
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
ESB summary message bit
(to Status Byte Register bit 5)
Standard Event Status RegisterStandard Event Status Enable Register
Read by ESR?
Set with ESE <NRf>
Read with ESE?
disabled=0, enabled=128 (2
7
)
disabled=0, enabled=64 (2
6
)
disabled=0, enabled=32 (2
5
)
disabled=0, enabled=16 (2
4
)
disabled=0, enabled=8 (2
3
)
disabled=0, enabled=4 (2
2
)
disabled=0, enabled=2 (2
1
)
disabled=0, enabled=1 (2
0
)
&
&
&
&
&
&
&
&
Logical OR
Power-ON (PON)
User request (URQ)
Command error (CME)
Execution error (EXE)
Device-dependent error (DDE)
Query error (QYE)
Bus control request (RQC)
Operation complete (OPC)
Description
The power has been turned on.
Local control is requested.
This bit is set irrespective of the remote/local state of the device.
Since this bit is not supported by MS9710C, it is always 0.
A program message including a syntax error or a misspelled command
has been received or a GET command has been received in a program
message.
A program message which is syntactically correct but cannot be exe-
cuted has been received.
An error other than CME, EXE, and QYE has occurred.
An attempt was made to read data from the output queue while it has
no data, or the data in the output queue has been lost due to overflow,
etc.
The device is required to be an active controller. Since this bit is not
used by MS9710C, it is always 0.
The device has completed the specified pending operation and ready
for receiving a new instruction.
This bit responds only to the OPC command and sets the operation
complete bit.
Event name
Power-ON (PON)
User request (URQ)
Command error (CME)
Execution error (EXE)
Device-dependent error (DDE)
Query error (QYE)
Request control (RQC)
Operation complete (OPC)
Bit
7
6
5
4
3
2
1
0
  

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Anritsu MS9710C and is the answer not in the manual?

Anritsu MS9710C Specifications

General IconGeneral
BrandAnritsu
ModelMS9710C
CategoryMeasuring Instruments
LanguageEnglish

Related product manuals