Bouffalo Lab BL702 - Function Description; Introduction; Main Features; System and Memory Overview

1
System and memory overview
1.1 Introduction
The on-chip processor uses RISC-V 32-bit with floating point. With high-speed processing memory system (see
the L1C chapter for details), to achieve high-quality computing efficiency. External to the processor is a multilayer
32-bit AHB architecture with low power consumption, low latency, and high flexibility. The memory section contains
high-speed tightly coupled memory as well as cache and system shared memory. Off-chip memory supports Flash
expansion.
1.2 Main features
• RISC-V 32-bit with floating point
• Multi-layer 32-bit AHB bus architecture
• 132KB RAM
• 192KB ROM
• Off-chip memory Flash
1.3 Function description
The BL702/704/706 bus connection and address access are summarized as follows:
The bus master includes CPU, Ethernet, DMA, encryption engine, debugging interface. The bus slave includes
memory, peripherals, and Zigbee/BLE. Except for Ethernet and encryption engine which can only access memory, all
other bus masters can access all bus slaves.
BL702/704/706 Reference Manual
22/ 375
@2021 Bouffalo Lab
guest@bouffalolab