BL702/704/706 Reference Manual
3.3.26 GPIO_CFGCTL8
Address:0x40000120
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
RSVD GP17FUNC RSVD GP17
PD
GP17
PU
GP17DRV GP17
SMT
GP17
IE
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
RSVD GP16FUNC RSVD GP16
PD
GP16
PU
GP16DRV GP16
SMT
GP16
IE
Bits
Name Type Reset Description
31:29 RSVD
28:24 GP17FUNC R/W 5’hB GPIO Function Select (Default : SWGPIO )
23:22 RSVD
21 GP17PD R/W 0 GPIO Pull Down Control (Use this bit if reg_en_hw_pu_pd
:= 0 (0x4000F014[16])
20 GP17PU R/W 0 GPIO Pull Up Control (Use this bit if reg_en_hw_pu_pd :=
0 (0x4000F014[16])
19:18 GP17DRV R/W 0 GPIO Driving Control
17 GP17SMT R/W 1 GPIO SMT Control
16 GP17IE R/W 1 GPIO Input Enable
15:13 RSVD
12:8 GP16FUNC R/W 5’hB GPIO Function Select (Default : SWGPIO )
7:6 RSVD
5 GP16PD R/W 0 GPIO Pull Down Control
4 GP16PU R/W 0 GPIO Pull Up Control
3:2 GP16DRV R/W 0 GPIO Driving Control
1 GP16SMT R/W 1 GPIO SMT Control
0 GP16IE R/W 1 GPIO Input Enable
BL702/704/706 Reference Manual 61/ 375
@2021 Bouffalo Lab