Bouffalo Lab BL702 - Watchdog Timer Block Diagram

BL702/704/706 Reference Manual
BL_WDT
APB
CSR
wdt_ir
q
watch-dog timer
fclk
clk_mux clk_div wdt_cntxtal_
f32k_
clk
clk
Fig. 13.2: Watchdog timer block diagram
13.2 TIMER main features
• Multiple clock source options
• 8-bit clock divider with a division factor of 1-256.
• Two 32-bit timers
• Each timer contains three alarm value settings, which can be set independently to alarm when each alarm value
overflows
• Support FreeRun mode and PreLoad mode
• 16-bit watchdog timer
• Supports write password protection to prevent system abnormalities caused by incorrect settings
• Support two watchdog overflow methods: interrupt or reset
13.3 TIMER function description
13.3.1 8-bit divider
There are three types of Watchdog timer clocks:
• Fclk--System master clock
• 32K--32K clock
• Xtal--External crystal
There are four timer clock sources:
BL702/704/706 Reference Manual 241/ 375
@2021 Bouffalo Lab
guest@bouffalolab