3-14 Breaker Logic Date Code 20010731
SEL-352-1, -2 Instruction Manual
This scheme is similar to Scheme 3 because the TRIPA input must remain asserted while current
still flows in the protected breaker.
Figure 3.14: A-Phase Failure to Trip for Fault Logic, Scheme 5
%UHDNHU6XFFHVVIXOO\&OHDUV
)%)
)&$'
%UHDNHU
2SHUDWH7LPH
)7$
'URSRXW7LPH
6DIHW\
0DUJLQ7LPH
)&SX
75,3$)&$
)7$
)DXOW2FFXUV
%UHDNHU)DLOV
)DXOW2FFXUV
)7$
3URWHFWLYH5HOD\
2SHUDWH7LPH
)%)
)&$'
%UHDNHU
2SHUDWH7LPH
)7$
'URSRXW7LPH
6DIHW\
0DUJLQ7LPH
)&SX
75,3$)&$
3URWHFWLYH5HOD\
2SHUDWH7LPH
':*0D
$GMDFHQW%UHDNHU
2SHUDWLQJ7 LPH
Figure 3.15: Scheme 5 Breaker Failure Timing