Abov MC96F8204 Series User Manual

136
MC96F8204
ABOV Semiconductor Co., Ltd.
USTCR1 (USART Control Register 1) : D9H
7
6
5
4
3
2
1
0
USTMS1
USTMS0
USTP1
USTP0
USTS2
USTS1
ORD
USTS0
CPHA
CPOL
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Initial value : 00H
USTMS [1:0]
Selects Operation Mode of USART
USTMS1
USTMS0
Operation mode
0
0
Asynchronous Mode (UART)
0
1
Synchronous Mode
1
0
Reserved
1
1
SPI mode
USTP[1:0]
Selects Parity Generation and Check method (only UART mode)
USTPM1
USTPM0
Parity
0
0
No Parity
0
1
Reserved
1
0
Even Parity
1
1
Odd Parity
USTS [2:0]
When in Asynchronous or Synchronous mode of operation, selects the length of data
bits in a frame
USTS2
USTS1
USTS0
Data Length
0
0
0
5 bit
0
0
1
6 bit
0
1
0
7 bit
0
1
1
8 bit
1
1
1
9 bit
Other values
Reserved
ORD
This bit is in the same bit position with USTS1. The MSB of the data byte is transmitted
first when set to ‘1’ and the LSB when set to ‘0’ (only SPI mode)
0
LSB-first
1
MSB-first
CPHA
This bit is in the same bit position with USTS0. This bit determines if data are sampled
on the leading or trailing edge of SCK (only SPI mode)
CPOL
CPHA
Leading edge
Trailing edge
0
0
Sample (Rising)
Setup (Falling)
0
1
Setup (Rising)
Sample (Falling)
1
0
Sample (Falling)
Setup (Rising)
1
1
Setup (Falling)
Sample (Rising)
CPOL
This bit determines the clock polarity of ACK in synchronous or SPI mode
0
TXD Change @Rising Edge, RXD Change @Falling Edge
1
TXD Change @Falling Edge, RXD Change @Rising Edge

Abov MC96F8204 Series Specifications

General

Brand	Abov
Model	MC96F8204 Series
Category	Microcontrollers
Language	English