4-14 Hardware Principle
Power management FPGA is transmitted to CPU, which
notifies CPU power on or power off.
The output of power management FPGA is transmitted
to the power supply module, which is used to control
other power of the DC-DC power board except 5VSTB
and 3V3STB to be power-on..
The output of power management FPGA notifies power
to provide 5V standby power.
Power status signal; indicate 12V power has been
provided steadily.
Power status signal; indicate 5VSTB power has been
provided steadily.
When battery and AC supply, the power supply module always maintains the 3V3STB output,
and supports power management FPGA of the power module to be standby status.
No matter the system is on when AC supply, Power management FPGA will always control
DC-DC power board to output 5VSTB via PWR_5VSTB_EN_N However, when powered by
battery, power management FPGA could control DC-DC power board to output 5VSTB though
PWR_5VSTB_EN_N if only users turn on the system via power button of the control panel.
The detailed flow of power-on is shown as follows:
To Next Page
Loading...
Need help?
General
