Omron CQM1H - PROGRAM User Manual

254
Timer and Counter Instructions Section 5-16
When the High-speed Counter Board is installed in slot 1, the bit patterns are
output to IR 208 through IR 211. When the Board is installed in slot 2, the bit
patterns are output to IR 240 through IR 243.
The following table shows the function of the bits in the allocated IR word.
Note 1. When using target comparison for high-speed counters 1 to 4, set the tar-
get values so that bit patterns are output at an interval of 0.2 ms or greater.
2. When using range comparison for high-speed counters 1 to 4, set the limits
so that the PV of the counter remains between the upper and lower limit for
0.5 ms or greater. (Upper limit – Lower limit > 0.0005 x Input frequency)
3. When using target comparison for high-speed counters 1 to 4, it does not
matter if the target value is reach by incrementing or decrementing. This is
also true for target value comparison for the High-speed Counter Board,
but is different from high-speed counters 1 and 2 in Ring Mode on the
Pulse I/O Board or high-speed counters 1 and 2 on the Absolute Encoder
Interface Board.
High-speed counters 1 to 4 begin counting from 0 when CQM1H program
operation begins, but the bit pattern will not be output until comparison
begins. Use INI(61) to stop comparison.
A comparison table registered with CTBL(63) is valid until CQM1H program
operation ends or a different comparison table is registered. The cycle time
can be reduced by executing a differentiated variation of CTBL(63) when
required.
Flags ER: The specified port and function are not compatible.
There is another CTBL(63) instruction with a different comparison
method in the subroutine called by CTBL(63) instruction.
A CTBL(63) instruction with a different comparison method is exe-
cuted during comparison.
Indirectly addressed EM/DM word is non-existent.
(Content of *EM/*DM word is not BCD, or the EM/DM area boundary
has been exceeded.)
The comparison table exceeds the data area boundary, or there is an
error in the comparison table settings.
CTBL(63) is executed in an interrupt subroutine while a pulse I/O or
high-speed counter instruction is being executed in the main program.
Subroutines or bit pattern output is executed only once when the execution
conditions are first met. AR status is refreshed only once per cycle. If condi-
tions are met for more than one item in the table at the same time, the first
item in the table takes priority.
Counter number Allocated IR word
For a Board in slot 1 For a Board in slot 2
High-speed counter 1 IR 208 IR 240
High-speed counter 2 IR 209 IR 241
High-speed counter 3 IR 210 IR 242
High-speed counter 4 IR 211 IR 243
Bit(s) Function
00 to 07 Contains the internal bit pattern.
08 to 11 Contains the external bit pattern.
12 Counter Operating Flag (0: Stopped; 1: Operating)
13 Comparison Flag (0: Stopped; 1: Operating)
14 PV Overflow/Underflow Flag (0: Normal; 1: Overflow/underflow occurred)
15 SV Error Flag (0: Normal; 1: SV error occurred)

Omron CQM1H - PROGRAM Specifications

General

I/O Capacity	Up to 512 points
Power Supply	100 to 240 VAC, 50/60 Hz or 24 VDC (depending on model)
Instruction Set	Basic and advanced instructions
Operating Temperature	0 to 55°C
Program Capacity	7.2K to 15.2K steps
Communication Ports	RS-232C
Expansion Slots	Up to 3 expansion units
Type	Programmable Logic Controller (PLC)
CPU Type	RISC
Program Memory	7.2K to 15.2K steps
I/O Points	512 max
Expansion Capability	Up to 3 expansion units
Data Memory	RAM (battery backup)

Summary

PRECAUTIONS

1 Intended Audience

Specifies the target personnel for this manual, requiring knowledge of electrical systems and FA systems.

2 General Precautions

Outlines user responsibilities for operating the product according to specifications and consulting representatives for specific applications.

3 Safety Precautions

Details critical safety warnings related to I/O refreshing, touching internal components, disassembly, and power supply handling.

5 Application Precautions

Provides essential safety guidelines for using the PC System, including grounding, power handling, and unit mounting.

SECTION 1 PC Setup and Other Features

1-1 PC Setup

Explains operating parameters for CQM1H control, including default values and how to change them.

SECTION 2 Inner Boards

2-1 High-speed Counter Board

Describes the functions, input modes, comparison operations, and external outputs of the High-speed Counter Board.

2-2 Pulse I/O Board

Details the Pulse I/O Board's support for two pulse inputs and two pulse outputs, including input modes and interrupts.

SECTION 3 Memory Areas

3-1 Memory Area Structure

Explains the memory areas used by the CQM1H PC, including IR, Work, Controller Link status, MACRO operand, Inner Board, Analog, High-speed Counter, and EM areas.

SECTION 4 Ladder-diagram Programming

4-1 Basic Procedure

Outlines the fundamental steps for writing a program, including obtaining I/O lists and drawing ladder diagrams.

4-4 Controlling Bit Status

Details instructions for controlling individual bit status: OUTPUT, OUTPUT NOT, SET, RESET, DIFFERENTIATE UP/DOWN, KEEP.

4-6 Programming Precautions

Provides essential precautions for drawing clear ladder diagrams and inputting programs, emphasizing instruction order and TR bits.

4-7 Program Execution

Describes the CPU Unit's program scan from top to bottom, checking conditions, and executing instructions.

SECTION 5 Instruction Set

SECTION 6 Host Link Commands

6-1 Host Link Command Summary

Provides a summary table of Host Link commands available for CQM1H communications.

6-4 Command and Response Formats

Details the formats for commands issued from the host computer and responses received from the PC.

6-5 Host Link Commands

Lists and describes various Host Link commands for reading and writing data in IR, SR, LR, HR, DM, EM, and AR areas.

SECTION 7 CPU Unit Operation and Processing Time

7-1 CPU Unit Operation

Explains the overall operation flowchart of the CQM1H CPU Unit and defines cycle time.

7-2 Power Interruptions

Details the CPU Unit's behavior during power interruptions and momentary power supply failures.

7-3 Cycle Time

Explains the processes involved in a single execution cycle and their respective processing times.

SECTION 8 Troubleshooting

8-2 Programming Console Operation Errors

Lists common error messages encountered when using the Programming Console and their appropriate responses.

8-3 Programming Errors

8-5 Operating Errors

8-6 Error Log

8-7 Troubleshooting Flowcharts

Appendix A Programming Instructions

5-8 Ladder Diagram Instructions

Explains basic instructions like LOAD, AND, OR, and their combinations, including logic block instructions.

5-9 Bit Control Instructions

Covers instructions for controlling individual bit status: OUT, OUT NOT, SET, RESET, DIFU, DIFD, KEEP.

5-14 User Error Instructions: FAILURE ALARM AND RESET – FAL(06) and SEVERE FAILURE ALARM – FALS(07)

Describes instructions for outputting error numbers for operation, maintenance, and debugging, including non-fatal and fatal errors.

5-16 Timer and Counter Instructions

Details instructions for managing timers and counters, including TIM, TIMH, CNT, CNTR, TTIM, STIM, and CTBL.

5-29 Network Instructions

Explains instructions for communicating with other PCs via the Controller Link System, including SEND, RECV, and CMND.

5-30 Communications Instructions

Details instructions for serial communications, including RECEIVE (RXD), TRANSMIT (TXD), CHANGE SERIAL PORT SETUP (STUP), and PROTOCOL MACRO (PMCR).