EasyManuals Logo
Home>Renesas>Computer Hardware>RL78/F14

Renesas RL78/F14 User Manual

Renesas RL78/F14
1879 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #1654 background imageLoading...
Page #1654 background image
RL78/F13, F14 CHAPTER 29 OPTION BYTE
R01UH0368EJ0210 Rev.2.10 1622
Dec 10, 2015
29.4 Setting of Option Byte
The user option byte and on-chip debug option byte can be set using the assembler linker option, in addition to describing
to the source. When doing so, the contents set by using the linker option take precedence, even if descriptions exist in the
source, as mentioned below.
A software description example of the option byte setting is shown below.
OPT CSEG OPT_BYTE
DB 36H ; Does not use interval interrupt of watchdog timer,
; Enables watchdog timer operation,
; Window open period of watchdog timer is 50%,
; Overflow time of watchdog timer is 2
9
/fWDT,
; Stops watchdog timer operation during HALT/STOP/SNOOZE mode
DB 22H ; Select 2.75 V for V
LVDL
; Select rising edge 4.42 V, falling edge 4.32 V for V
LVDH
; Select the interrupt & reset mode as the LVD operation mode
; Operation of clock monitor
DB EDH ; Setting of the RESOUTB output function
; Select 1 MHz as the frequency of the high-speed on-chip oscillator clock
DB 85H ; Enables on-chip debug operation, disables hot plug-in operation,
does not erase flash memory data when security ID authorization fails
When the boot swap function is used during self programming, 000C0H to 000C3H is switched to 020C0H to 020C3H.
Describe to 020C0H to 020C3H, therefore, the same values as 000C0H to 000C3H as follows.
OPT2 CSEG AT 020C0H
DB 36H ; Does not use interval interrupt of watchdog timer,
; Enables watchdog timer operation,
; Window open period of watchdog timer is 50%,
; Overflow time of watchdog timer is 2
9
/fWDT,
; Stops watchdog timer operation during HALT/STOP/SNOOZE mode
DB 22H ; Select 2.75 V for V
LVDL
; Select rising edge 4.42 V, falling edge 4.32 V for V
LVDH
; Select the interrupt & reset mode as the LVD operation mode
; Operation of clock monitor
DB EDH ; Setting of the RESOUTB output function
; Select 1 MHz as the frequency of the high-speed on-chip oscillator clock
DB 85H ; Enables on-chip debug operation, disables hot plug-in operation,
does not erase flash memory data when security ID authorization fails
Caution To specify the option byte by using assembly language, use OPT_BYTE as the relocation attribute name
of the CSEG pseudo instruction. To specify the option byte to 020C0H to 020C3H in order to use the
boot swap function, use the relocation attribute AT to specify an absolute address.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Renesas RL78/F14 and is the answer not in the manual?

Renesas RL78/F14 Specifications

General IconGeneral
BrandRenesas
ModelRL78/F14
CategoryComputer Hardware
LanguageEnglish

Related product manuals