$GYDQW
&RQWUROOHU8VHU¶V*XLGH
6HFWLRQ *HQHUDO6\VWHP8WL OLWLHV
3BSE 002 415R701 Rev A 3-59
0HPRU\5HTXLUHPHQW
Use empirical formulae to permit practical estimation of the memory requirement of the
different functions. Please refer to Section 3.1.13, Memory Calculation. For detailed
information regarding the memory requirements of different PC elements, see the reference
manual 3&(OHPHQWV$GYDQW&RQWUROOHU 6HULHV.
6\VWHP&ORFN
*HQHUDO7HFKQLFDO'DWDRIWKH6\VWHP&ORFN
Inaccuracy expressed as drift in time max. 0.1 ms/s
(stand-alone system)
When a controller is included in a control network, the clock is
synchronized to a master clock, for example the clock in an operator station
or a dedicated controller.
The accuracy is then related to the master clock accuracy.
Relative error in time when synchronized via network max. 3 ms
You can synchronize one or several controllers via external minute
pulse signal. The aim is to synchronize to an accurate external clock
and, in the case of several controllers, to keep the relative error
in time low.
Relative error in time when synchronized
via external minute pulse signal max. 2 ms
Relative time error with time-tagged events, see Section 3.2.3, Process Interface.
The external synchronization input is, from an electrical viewpoint, compliant with PC
standards. For data, see Table 3-13 below.
%DWWHU\%DFNXS7LPH single CPU system (8 or 16 MByte) min. 4 hours
redundant CPU system min. 2 hours
(after ≥20 h of recharging)
7DEOH &ORFN6\QFKURQL]DWLRQ(OHFWULFDO'DWDIRU0LQXWH3XOVH
'DWD 9DOXH
Input signal
(opto coupled input type)
“0” = -50 to + 2 V
“1” = +12 to + 60 V
Filter time constant ≤1 ms
Pulse length >10 ms
Triggers at positive flank