Titanium Interfaces User Guide
Configuring the Dynamic Clock Multiplexers
You configure the dynamic clock multiplexers in the Interface Designer. Expand Device
Setting > Clock/Control Configuration and then click the multiplexer for the bottom,
left, right, or top.
Table 7: Global Buffer Configuration
Option Choices Description
Core Clock n Pin Name User defined Specify a clock from the core that drives the global
buffer. You can use up to four.
Enable Dynamic Mux 0
Enable Dynamic Mux 7
On or off Turn on this option to enable the dynamic mulplexer.
The clock multiplexers (static and dynamic) are
numbered from 0 to 7. The dynamic ones are 0 and 7.
Dynamic Clock Mux Select
[1:0] Bus Name
User defined Specify the bus that controls the dynamic multiplexer.
Dynamic Clock Pin Name User defined Specify the clock name that drives the core RTL design.
Dynamic Clock Input n List of sources shown
in #unique_31/
unique_31_Connect_42_mux-
clk-sources, or None
Choose the clock source.
Unassigned indicates that you have not yet used that
resource.
Choose None if you want to leave an input unassigned.
Independently Connect to
Core
On or off Enable this option if you want the clock source to also
be available to the core.
Driving both the Global and Regional
Networks
In some situations you may want a clock source to drive both the global and regional clock
networks. In this case, you use the rclk connection type. To drive both a regional and a
global, make these settings in the Interface Designer:
1. Create your clock source (e.g., a GPIO).
2. For the Connection Type, choose rclk.
3. In the Resource Assigner, assign a resource that has RCLK shown as an alternate
connection.
4. Note the letter after GPIO in the resource name. This letter indicates the side of the
FPGA. GPIOB = bottom, GPIOT = top, etc.
5. Click Device Setting > Clock/Control Configuration.
6. Select the bottom, left, right, or top as determined in step 4.
7. Click the Regional Buffers tab.
8. Choose the regional buffer according to Table 1. When you select a buffer, the resource
for that buffer displays under Assignment.
9. Specify a Global Pin Name to drive the global network.
www.efinixinc.com 27