Intel Embedded Intel486 User Manual

1-1
CHAPTER 1
GUIDE TO THIS MANUAL
This manual describes the embedded Intel486™ processors. It is intended for use by hardware
designers familiar with the principles of embedded microprocessors and with the Intel486 pro-
cessor architecture.
1.1 MANUAL CONTENTS
This manual contains 10 chapters and an index. This section summarizes the contents of the re-
maining chapters. The remainder of this chapter describes conventions and special terminology
used throughout the manual and provides references to related documentation.
Chapter 2:
“Introduction”
This chapter provides an overview of the current embedded Intel486
processor family, including product features, system components,
system architecture, and applications. This chapter also lists product
frequency, voltage and package offerings.
Chapter 3:
“Internal
Architecture”
This chapter describes the Intel486 processor internal architecture, with
a description of the processor’s functional units.
Chapter 4:
“Bus Operation”
This chapter describes the features of the processor bus, including bus
cycle handling, interrupt and reset signals, cache control, and floating-
point error control.
Chapter 5:
“Memory Subsystem
Design”
This chapter designing a memory subsystem that supports features of
the Intel486 processor such as burst cycles and cache. This chapter also
discusses using write-posting and interleaving to reduce bus cycle
latency.
Chapter 6:
“Cache Subsystem”
This chapter discusses cache theory and the impact of caches on perfor-
mance. This chapter details different cache configurations, including di-
rect-mapped, set associative, and fully associative. In addition, write-
back and write-through methods for updating main memory are de-
scribed.

Intel Embedded Intel486 Specifications

General

Brand	Intel
Model	Embedded Intel486
Category	Computer Hardware
Language	English

Summary

Introduction

Processor Features

Details core features like 32-bit RISC core, pipelining, on-chip cache, and MMU.

Memory Management

On-chip Cache

Details the 8/16-Kbyte unified cache, its protocols, and line fills.

Internal Architecture

Instruction Pipelining

Explains how instructions are processed in stages for improved performance.

Bus Interface Unit

Cache Unit

Covers cache operation, including hits, misses, line fills, and update policies.

Floating-Point Unit

Bus Operation

Data Transfer Mechanism

Explains how data operands of various lengths are transferred over the bus.

Dynamic Data Bus Sizing

Bus Arbitration Logic

Bus Functional Description

Locked Cycles

Covers atomic memory access using the LOCK# pin for read-modify-write operations.

Invalidate Cycles

Bus Hold

Enhanced Bus Mode Operation (Write-Back Mode) for the Write-Back Enhanced IntelDX4™ Processor

Describes bus operation changes for write-back mode.

Memory Subsystem Design

The Burst Cycle

The KEN# Input

Improving Write Cycle Latency

Covers techniques like interleaving and write posting to reduce write latency.

Second-Level Cache

Explains the advantages and performance benefits of using an L2 cache.

Peripheral Subsystem

Peripheral/Processor Bus Interface

Dynamic Bus Sizing

Bus Control and Ready Logic

Write Buffers and I/O Cycles

82C59A Interface

System Bus Design

EISA BUS: SYSTEM DESIGN EXAMPLE

PCI BUS: SYSTEM DESIGN EXAMPLE

Introduces the PCI bus, its features, and its implementation in embedded systems.

Performance Considerations

Memory Performance Factors

Instruction Execution Performance

Reviews how Intel486 processors achieve faster instruction execution and compares with earlier processors.

Internal Cache Performance Issues

Analyzes the on-chip cache's organization, size, and impact on performance.

On-Chip Write Buffers

Details the function of write buffers in reducing latency and enhancing write performance.

External Memory Considerations

Second-Level Cache Performance Considerations

Explains the advantages and performance benefits of using an L2 cache.

Floating-Point Performance

Analyzes the floating-point unit's performance, execution sequences, and on-chip interface.

Physical Design and System Debugging

Power Dissipation and Distribution

Discusses power dissipation, capacitive loading, and power/ground planes.

High-Frequency Design Considerations

Covers management of transmission lines, impedance control, and EMI.

Latch-Up

Covers prevention of latch-up by observing voltage limits and using proper layout.

Clock Considerations

Discusses requirements for clock signals, skew, and loading effects.

Thermal Characteristics

Explains thermal specifications, junction temperature calculation, and heatsink usage.

Building and Debugging the Intel486™ Processor-Based System

Outlines steps for building and debugging the system incrementally.

Debugging Features of the Intel486™ Processor

Debug Registers