EMBEDDED Intel486™ PROCESSOR HARDWARE REFERENCE MANUAL
8-20
This example PCI chipset supports all Intel486 processors and upgrades, including write-back in-
ternal (L1) cache and Intel SMM power management. PCI local bus IDE is incorporated for high-
er performance IDE. A block diagram of a system that uses this type of PCI chip set is shown in
Figure 8-5.
Figure 8-5. Example System Block Diagram
Power Management
Interrupt
DMA
Timer
ISA Bus
5 Slots
82091AA
AIP
KBC BIOS RTC
X-Bus
PCI
Graphics
Device
IDE
Interface
PCI Bus
Main Memory
System Controller
ISA Bridge
System
Interface
L2
Cache
Host Bus
Intel486™ Processor
Family and Upgrades
HA[17:2]
Data
Optional
245(5)
Optional
244(3)
Controller/
ISA Bridge
To Next Page
Loading...
Need help?
General
