EasyManua.ls Logo

NXP Semiconductors MKL25Z128VLK4 - Page 309

NXP Semiconductors MKL25Z128VLK4
807 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
19.31.3 MTB Flow Register (MTB_FLOW)
The MTB_FLOW register contains the watermark address and the autostop/autohalt
control bits.
Address: F000_0000h base + 8h offset = F000_0008h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
WATERMARK
W
Reset
x* x* x* x* x* x* x* x* x* x* x* x* x* x* x* x*
Bit
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
WATERMARK
0
AUTOHALT
AUTOSTOP
W
Reset
x* x* x* x* x* x* x* x* x* x* x* x* x* 0 x* x*
* Notes:
x = Undefined at reset.
MTB_FLOW field descriptions
Field Description
31–3
WATERMARK
WATERMARK value
This field contains an address in the same format as the MTB_POSITION[POINTER] field. When the
MTB_POSITION[POINTER] matches the WATERMARK field value, actions defined by the AUTOHALT
and AUTOSTOP bits are performed.
2
Reserved
This field is reserved.
This read-only field is reserved and always has the value 0.
1
AUTOHALT
If this bit is 1 and WATERMARK is equal to MTB_POSITION[POINTER], then the
MTB_MASTER[HALTREQ] bit is automatically set to 1. If the DBGEN signal is HIGH, the MTB asserts this
halt request to the Cortex-M0+ processor by asserting the EDBGRQ signal.
0
AUTOSTOP
If this bit is 1 and WATERMARK is equal to MTB_POSITION[POINTER], then the MTB_MASTER[EN] bit
is automatically set to 0. This stops tracing.
Chapter 19 Micro Trace Buffer (MTB)
KL25 Sub-Family Reference Manual, Rev. 3, September 2012
Freescale Semiconductor, Inc. 309

Table of Contents

Related product manuals