EasyManuals Logo

Intel SC5650BCDP Technical Product Specification

Intel SC5650BCDP
162 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #48 background imageLoading...
Page #48 background image
Functional Architecture Intel
®
Server Board S5500BC TPS
Intel order number: E42249-009 Revision 1.8
34
The BIOS Setup utility provides multiple drive configuration options on the Advanced | Mass
Storage Controller Configuration setup page, some of which affect the ability to configure RAID.
The 
can set the ENHANCED mode, COMPATIBILITY mode, AHCI mode, or
SW RAID mode. The modes affect the configuration as follows:
ENHANCED mode supports up to six SATA ports with IDE Native Mode.
COMPATIBILITY mode supports up to four SATA ports [0/1/2/3] with IDE Legacy mode and
two SATA ports [4/5] with IDE Native Mode.
AHCI mode supports all SATA ports using the Advanced Host Controller Interface when the
option is enabled.
Note: For AHCI capability in EFI, you should set the AHCI legacy Option ROM to disabled.
SW RAID mode supports configuration of SATA ports for RAID via RAID configuration
software.
For RAID 0, 1, and 10, enclosure management is provided through the SATA_SGPIO connector
on the server board when a cable is attached between this connector on the server board and
to the backplane or I
2
C interface.
3.4.3 Software RAID Support
The Intel
®
Server Board provides six SATA ports (3 Gb/ps) using ICH10R with Intel
®
Embedded
Server RAID Technology, with SW RAID levels 0/1/10; with optional support for SW RAID 5 with
activation key.
If RAID 5 is needed, you can install the optional Intel
®
RAID Activation Key AXXRAKSW5. To
enable RAID 5, you place this activation key on the SATA Key connector located on the right
side of the server board. For information on how to install the Intel
®
RAID Activation Key
AXXRAKSW5 accessory to enable RAID 5, see the documentation included with the accessory
kit.
3.4.4 Low Pin Count Interface (LPC)
The Intel
®
ICH10R implements an LPC Interface. The Low Pin Count (LPC) bridge function of
the Intel
®
ICH10R resides in PCI Device 31: Function 0. In addition to the LPC bridge interface
function, D31:F0 contains other functional units including DMA, interrupt controllers, timers,
power management, system management, GPIO, and RTC.
The LPC bus supports the Integrated BMC, which contains Server Class Super I/O functionality
in an integrated subsystem on the Intel
®
Server Board S5500BC.
3.4.5 Serial Bus (USB) Controller
The Intel
®
ICH10R contains up to two Enhance Host Controller Interface (EHCI) host controllers
that support USB high-speed signaling. High-speed USB 2.0 allows data transfers up to
480 Mb/s, which is 40 times faster than full-speed USB. The Intel
®
ICH10R also contains up to

Table of Contents

Other manuals for Intel SC5650BCDP

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel SC5650BCDP and is the answer not in the manual?

Intel SC5650BCDP Specifications

General IconGeneral
BrandIntel
ModelSC5650BCDP
CategoryServer
LanguageEnglish

Related product manuals