EasyManuals Logo

Intel SC5650BCDP Technical Product Specification

Intel SC5650BCDP
162 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #52 background imageLoading...
Page #52 background image
Functional Architecture Intel
®
Server Board S5500BC TPS
Intel order number: E42249-009 Revision 1.8
38
IPMI MC pass-through; multi-drop NC-SI
TimeSync offload compliant with 802.1AS specification
3.5.2 Intel
®
82567 Gigabit Network Connection Physical Layer Transceiver (PHY)
The Intel
®
82567 Gigabit Network Transceiver is a single-port Gigabit Network Layer
Transceiver (PHY) that connects to the Media Access Controller (MAC) through a dedicated
interconnect. The 82567 Gigabit Network Network PHY
technology, and supports operation at data rates of 10/100/1000 Mb/s. The Intel
®
82567 Gigabit
Network Transceiver works with ICH10 that incorporates and integrates the MAC, which is
referred to as the ICH10 LAN. The Intel
®
82567 Gigabit Network Transceiver interfaces with the
MAC through two interfaces:
Gigabit LAN Connect Interface (GLCI): A high-speed serial interface based on 802.3
serializer deserializer
LAND Connect Interface (LCI): A low-speed proprietary parallel bus.
The 82567 Gigabit Network Transceiver operates using both interfacesthe GLCI for 1000Mb/s
traffic and the LC for all other traffic types.
3.5.3 MAC Address Definition
Each Intel
®
Server Board S5500BC has the following four MAC addresses assigned to it at the
Intel factory.
NIC 1 MAC address
NIC 2 MAC address Assign the NIC 1 MAC address +1
BMC LAN Channel MAC address Assign the NIC 1 MAC address +2
Intel
®
Remote Management Module 3 (Intel
®
RMM3) MAC address Assign the NIC 1
MAC address +3
During the manufacturing process, each server board will have a white MAC address sticker
placed on the top of the NIC 1 port. The sticker displays the NIC 1 MAC address in both bar
code and alphanumeric formats, and displays the Intel
®
RMM3 MAC address in alphanumeric
format. The NIC2 will work as a management port on the board.
3.6 Integrated Baseboard Management Controller
The ServerEngines* LLC Pilot II Integrated BMC is provided by an embedded ARM9 controller
and associated peripheral functionality that is required for IPMI-based server management.
Firmware usage of these hardware features is platform-dependant. The Integrated BMC on the
Intel
®
Server Board S5500BC contains the following integrated functionality:
Server Class Super I/O functionality includes:
Keyboard Style/BT interface for BMC support
One Fully Functional Serial Ports, compatible with the 16C550
Serial IRQ Support

Table of Contents

Other manuals for Intel SC5650BCDP

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel SC5650BCDP and is the answer not in the manual?

Intel SC5650BCDP Specifications

General IconGeneral
BrandIntel
ModelSC5650BCDP
CategoryServer
LanguageEnglish

Related product manuals