EasyManuals Logo

Intel SC5650BCDP Technical Product Specification

Intel SC5650BCDP
162 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #49 background imageLoading...
Page #49 background image
Intel
®
Server Board S5500BC TPS Functional Architecture
Revision 1.8 Intel order number: E42249-009 35
six Universal Host Controller Interface (UHCI) controllers that support USB full-speed and low-
speed signaling.
The Intel
®
ICH10R supports up to 12 USB 2.0 ports. All 12 ports are high-speed, full-speed, and
low-speed capable. Intel
®
-routing logic determines whether a USB port is
controlled by one of the UHCI or EHCI controllers. Ten ports are used on the Intel
®
server board
S5500BC as outlined:
Four ports are connected to dual USB + RJ-45 stacked external connectors on the rear
panel.
Four ports are connected to internal headers.
Two ports are connected to the Integrated BMC for remote storage and remote KB/MS
function.
3.4.6 Serial Peripheral Interface (SPI)
The Intel
®
ICH10R implements an SPI Interface as an alternative interface for the BIOS flash
device. You can use an SPI flash device as a replacement for the FWH, which is required to
support Gigabit Ethernet. The Intel
®
ICH10R supports up to two SPI flash devices with speeds
up to 33 MHz using two chip select pins.
3.4.7 General Purpose Input/Output (GPIO)
Various general purpose inputs and outputs are provided for custom system design. The
number of inputs and outputs varies depending on Intel
®
ICH10R configuration.
3.4.8 Enhanced Power Management
The Intel
®
ICH10R supports the Advanced Configuration and Power Interface, Version 2.0
(ACPI) that provides power and thermal management. The Intel
®
ICH10R also supports the
Manageability Engine Power Management Support for new wake events from the IOH
Management Engine.
The Intel
®
Server Board S5500BC server is fully compliant with the Advanced Configuration and
Power Interface (ACPI) specifications, Revision 2.0.
3.4.9 System Management Interface
Intel
®
ICH10R on the Intel
®
Server board S5500BC functions as a SMBus Host Controller that
allows the processor to communicate with SMBus slaves. This interface is compatible with most
I
2
C devices. Intel
®
ICH10R also supports slave functionality.
3.4.10 Real Time Clock (RTC)
Intel
®
ICH10R contains a Motorola MS146818A* functionally compatible Real Time Clock (RTC)
with two 128-byte banks of battery-backed RAM. The RTC performs two key functions on the
Intel
®
Server Board S5500BC:

Table of Contents

Other manuals for Intel SC5650BCDP

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel SC5650BCDP and is the answer not in the manual?

Intel SC5650BCDP Specifications

General IconGeneral
BrandIntel
ModelSC5650BCDP
CategoryServer
LanguageEnglish

Related product manuals