Motorola MC68020 User Manual

MOTOROLA M68020 USER’S MANUAL 5- 71
1) ASSERT BG
GRANT BUS ARBITRATION
RE-ARBITRATE OR RESUME
PROCESSOR OPERATION
REQUEST THE BUS
1) ASSERT BR
REQUESTING DEVICE
PROCESSOR
ACKNOWLEDGE BUS MASTERSHIP
1) EXTERNAL ARBITRATION DETERMINES
NEXT BUS MASTER
2
) NEXT BUS MASTER WAITS FOR
CURRENT CYCLE TO COMPLETE
3
) PERFORM DATA TRANSFERS
(READ AND WRITE CYCLES)
OPERATE AS BUS MASTER
RELEASE BUS MASTERSHIP
1) NEGATE BR
Figure 5-46. MC68EC020 Bus Arbitration Flowchart for Single Request
5.7.2.1 BUS REQUEST (MC68EC020). External devices capable of becoming bus
masters request the bus by asserting BR. BR can be a wire-ORed signal (although it need
not be constructed from open-collector devices) that indicates to the processor that some
external device requires control of the bus. The processor is at a lower bus priority level
than the external device and relinquishes the bus after it has completed the current bus
cycle (if one has started). BR remains asserted throughout the external device’s bus
mastership.
5.7.2.2 BUS GRANT (MC68EC020). The processor asserts BG as soon as possible after
receipt of the bus request. BG assertion immediately follows internal synchronization
except during a read-modify-write cycle or follows an internal decision to execute a bus
cycle. During a read-modify-write cycle, the processor does not assert BG until the entire
operation has completed. RMC is asserted to indicate that the bus is locked. In the case of
an internal decision to execute another bus cycle, BG is deferred until the bus cycle has
begun.
BG may be routed through a daisy-chained network or through a specific priority-encoded
network. The processor allows any type of external arbitration that follows the protocol.

Motorola MC68020 Specifications

General

Brand	Motorola
Model	MC68020
Category	Computer Hardware
Language	English