EasyManuals Logo
Home>Nvidia>Microcontrollers>JETSON NANO

Nvidia JETSON NANO Product Design Guide

Nvidia JETSON NANO
84 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #77 background imageLoading...
Page #77 background image
NVIDIA Jetson Nano DG-09502-001_v2.1 | 69
Chapter 13. Unused Interface Terminations
13.1 Unused Multi-purpose Standard CMPS
Pad Interfaces
The following Jetson Nano pins (and groups of pins) are Tegra MPIO pins that support either
special function IOs (SFIO) and/or GPIO capabilities. Any unused pins or portions of pin groups
listed in Table 13-1 that are not used can be left unconnected.
Table 13-1. Unused MPIO Pins and Pin Groups
Jetson Nano Pins and Pin Groups Jetson Nano Pins and Pin Groups
FORCE_RECOVERY* SDMMC
GPIO00 I2S
PCIE0_CLK/RST/CLKREQ/WAKE UART
GPIO07, GPIO13, GPIO14 I2C
DP0_HPD, DP1_HPD, HDMI_CEC SPI
CAM Control, Clock

Table of Contents

Other manuals for Nvidia JETSON NANO

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Nvidia JETSON NANO and is the answer not in the manual?

Nvidia JETSON NANO Specifications

General IconGeneral
BrandNvidia
ModelJETSON NANO
CategoryMicrocontrollers
LanguageEnglish

Related product manuals