Omron C200H-MC221 - A Control Bit;Flag Timing Charts

225
Appendix A
Control Bit/Flag Timing Charts
This appendix provides timing charts that show the operation of control bits and flags when the MC Unit is operated
in manual or automatic mode. The following table lists the timing charts.
Timing Chart(s) Control Bit(s) and Flag(s) Page
1 Automatic/Manual Mode Bit, Cycle Start Bit, and Jogging Bit 225
2 and 3 Cycle Start Bit and Pause Bit 226
4 to 9 Cycle Start Bit and Forced Block End Bit 226
10 to 12 Cycle Start Bit, Forced Block End Bit, and Pause Bit 228
13 and 14 Automatic/Manual Mode Bit, Cycle Start Bit, and Pause Bit 229
15 and 16 Automatic/Manual Mode Bit, Cycle Start Bit, and Forced Block End Bit 229
17 Cycle Start Bit, Single Block Bit, and Forced Block End Bit 230
18 and 19 Cycle Start Bit and M Code Reset Bit 230
20 and 21 Cycle Start Bit, Forced Block End Bit, M Code Reset Bit, and M code output 231
22 Automatic/Manual Mode Bit and M code output 231
23 and 24 Cycle Start Bit, Pause Bit, M Code Reset Bit, and M code output 232
25 Cycle Start Bit, Forced Block End Bit, and M code output 232
26 Cycle Start Bit, Forced Block End Bit, Task Error Flag, and Task Error Reset Bit 233
27 Cycle Start Bit, Task Error Flag, and Task Error Reset Bit 233
28 Automatic/Manual Mode Bit, Cycle Start Bit, Jogging Bit, and Manual Mode Flag 233
29 Origin Search Bit, Busy Flag, and Automatic/Manual Mode Bit 234
30 and 31 Cycle Start Bit, Forced Block End Bit, and optional input 234
32 to 34 Cycle Start Bit and optional input 235
35 and 36 Forced Block End Bit and optional input 235
37 and 38 Forced Block End Bit, M Code Reset Bit, and M code output 236
39 Pause Bit and optional input 236
40 Pause Bit, M Code Reset Bit, and M code output 237
41 Optional input, M Code Reset Bit, and M code output 237
Timing Charts
1. Automatic/Manual Mode Bit, Cycle Start Bit, and Jogging Bit
Automatic/Manual Mode Bit
Cycle Start Bit
Jogging Bit
Operation
Jogging operation
The Jogging Bit signal is received at the same time that manual mode is set. The Cycle Start Bit signal is ignored.