Siemens SIDOOR ATD4 W Series - Configuring the Logic




4
4
ODWFKHG'&0' S
ODWFKHG'&0' S



4
4
4
ODWFKHG'&0' S
ODWFKHG'&0' S
'&0' S

4 '&0' S
4 '&0' S

4 '&0' S



4
4
4
ODWFKHG'&0' S
ODWFKHG'&0' S
'&0' S

4 '&0' S



4
4
4
ODWFKHG'&0' S
ODWFKHG'&0' S
'&0' S

4 '&0' S



4
4
4
ODWFKHG'&0' S
ODWFKHG'&0' S
'&0' S

4 '&0' S
6%,7
6%,7
6%,7
6%,7
6%,7

&RQWUROELWVYLD352),GULYH76:
① Digital and logical input signals (Page 97) ⑦ Frequency analysis blocks (Page 99)
② Digital and logical input signals (Page 97) ⑧ On delay block (Page 100)
③ Special function blocks (Page 98) ⑨ Counter block (Page 100)
④ Control bits (Page 98) ⑩ Position function block (Page 101)
⑤ Discrepancy analysis blocks (Page 99) ⑪ Cold storage function block (Page 103)
⑥ Basic blocks (Page 99)
Figure 4-8 FBLOCK overview
4.3.9.2 Con󹪝guring the logic
The free function blocks are con󹪝gured at the parameter level. The input of a function block can
be linked to any output by entering the output's Q number in the input's REF parameter.
The Q numbers of the outputs can be found in the Overview (Page 92).
The REF parameters can be found in Table 5-38 FBLOCK-REF parameters (Page 201).
SIDOOR functions
4.3 Extended functions
ATD4xxW for industrial applications
System Manual, 06/2022, A5E51901827B AA 95