MSP-FET
www.ti.com
174
SLAU278Y–May 2009–Revised March 2016
Submit Documentation Feedback
Copyright © 2009–2016, Texas Instruments Incorporated
Hardware
B.42.6 JTAG Target Connector
Figure B-93 shows the pinout of the JTAG connector.
Figure B-93. JTAG Connector Pinout
Table B-47. JTAG Connector Pin State by Operating Mode
Pin Name After Power-Up
When JTAG Protocol is
Selected
When Spy-Bi-Wire Protocol
is Selected
1 TDO/TDI Hi-Z, pulled up to 3.3 V In, TDO In and Out, SBWTDIO
2 VCC_TOOL 3.3 V V
CC
V
CC
3 TDI/VPP Hi-Z, pulled up to 3.3 V Out, TDI Hi-Z, pulled up to V
CC
4 VCC_TARGET In, external V
CC
sense In, external V
CC
sense In, external V
CC
sense
5 TMS Hi-Z, pulled up to 3.3 V Out, TMS Hi-Z, pulled up to V
CC
6 N/C N/C N/C N/C
7 TCK Hi-Z, pulled up to 3.3 V Out, TCK Out, SBWTCK
8 TEST/VPP Out, Gnd Out, TEST Hi-Z, pulled up to V
CC
9 GND Ground Ground Ground
10 UART_CTS/SPI_CLK/I2C_SCL Hi-Z, pulled up to 3.3 V
Out, Target UART Clear-To-
Send Handshake input
Out, Target UART Clear-To-
Send Handshake input
11 RST Out, V
CC
Out, RST Out
12 UART_TXD/SPI_SOMI/I2C_SDA Hi-Z, pulled up to 3.3 V In, Target UART TXD output In, Target UART TXD output
13 UART_RTS Hi-Z, pulled up to 3.3 V
In, Target UART Ready-to-
Send Handshake output
In, Target UART Ready-to-
Send Handshake output
14 UART_RXD/SPI_SIMO Hi-Z, pulled up to 3.3 V Out, Target UART RXD input Out, Target UART RXD input
To Next Page
Loading...
