EasyManuals Logo

Analog Devices ADRV9002 User Manual

Analog Devices ADRV9002
338 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #25 background imageLoading...
Page #25 background image
Preliminary Technical Data UG-1828
Rev. PrC | Page 25 of 338
Functionality Constrains and Limitations
RF Front End For LO generation, the ADRV9001 uses internal VCO that generates square wave type signal. A square wave LO would
produce harmonics. For example: depending of RF matching used on the RF ports user 2nd LO harmonic can be as
high as 50 dBc and 3rd harmonic can be as high as 9 dBc. Therefore the RF filtering on the Rx and Tx path must
ensure that signals at the LO harmonic frequencies (up to 9th in some cases) are not affecting overall system
performance.
DPD The DPD functionality is not available when ADRV9001 operates in 2R2T FDD mode.
Calibrations During Rx initialization sequence user must ensure that there are no signals at the Rx input (external LNA should be
disabled) and appropriate termination should be present at the LNA output to avoid reflections of Rx calibration
tones. The maximum input signal amplitude must not exceed 82 dBm/MHz for wideband modes, TBD dBm/MHz for
narrowband modes. During Tx initialization sequence the user must ensure that the power amplifier is powered down
to avoid unwanted emission of Tx calibration tones at the antenna.
No Tx tracking calibrations are available when ADRV9001 operates in 2R2T FDD mode.
AGPIOs Analog GPIOs (operating at 1.8 V level) can be used as read or write digital levels of in the end user system. AGPIOs
can be used to control states of external components or read back digital logic levels from external components.
DGPIOs Unused in this application example.
AuxADC AuxADC can be used to monitor analog voltage (for example, temperature sensor). Maximum AuxADC input voltage
must not exceed 0.9 V.
AuxDAC AuxDAC can be used to control any circuitry that requires analog control voltage up to 1.8 V.
DEV_CLK_OUT ADRV9001 provides divided down version of DEV_CLK reference clock input signal on the DEV_CLK_OUT output. This
output is intended to provide reference clock signal to the digital components in the overall system. This output can
be configured to be active after power up and before ADRV9001 configuration stage.
Multichip Sync If there is no need for multichip synchronization, the ADRV9001 can be initialized using API functions only.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Analog Devices ADRV9002 and is the answer not in the manual?

Analog Devices ADRV9002 Specifications

General IconGeneral
BrandAnalog Devices
ModelADRV9002
CategoryTransceiver
LanguageEnglish

Related product manuals