EasyManuals Logo

Compaq AlphaServer ES40 User Manual

Compaq AlphaServer ES40
444 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #363 background imageLoading...
Page #363 background image
Registers D-5
Table D2 Memory Management Status Register Fields
Name Bits Type Description
Reserved <63:11> Reserved for Compaq.
DC_TAG_
PERR
<10> RO
This bit is set when a D-cache tag parity error
occurs during the initial tag probe of a load or
store instruction. The error created a
synchronous fault to the D_FAULT PALcode
entry point and is correctable. The virtual
address associated with the error is available in
the VA register.
OPCODE <9:4> RO Opcode of the instruction that caused the error.
HW_LD is displayed as 3 and HW_ST is
displayed as 7.
FOW <3> RO
Set when a fault-on-write error occurs during a
write transaction and PTE[FOW] was set.
FOR <2> RO Set when a fault-on-read error occurs during a
read transaction and PTE[FOR] was set.
ACV <1> RO
Set when an access violation occurs during a
transaction. Access violations include a bad
virtual address.
WR <0> RO Set when an error occurs during a write
transaction.

Table of Contents

Other manuals for Compaq AlphaServer ES40

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Compaq AlphaServer ES40 and is the answer not in the manual?

Compaq AlphaServer ES40 Specifications

General IconGeneral
BrandCompaq
ModelAlphaServer ES40
CategoryServer
LanguageEnglish

Related product manuals