EasyManuals Logo
Home>Tektronix>Portable Generator>TG8000

Tektronix TG8000 Service Manual

Tektronix TG8000
372 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #350 background imageLoading...
Page #350 background image
SDI7 module theory of operation
SDI7 module th
eory of operation
This section
describes the basic operation of the major circuit blocks in the SDI7
module. The discussions relate to the Block Diagram. (See Figure 14-1.)
There is som
e circuitry on the SDI7 Main circuit board which is not used. Unused
circuitryisnotrepresentedintheblockdiagram, nor is it discussed in this theory
of operation.
Overview
The SDI7 module has four circuit boards: the main module board, which mounts
horizontally and contains the bulk of the circuitry, and three small output boards.
These output boards plug into the main board vertically and provide the rear BNC
connections and the circuits required to buffer the high-speed output signals.
The heart of the SDI7 generator is an FPGA, with other circuits that provide
support and ancillary functions. For signal generation, the FPGA creates the
output
signal such as color bars or a ramp. For some signals, the information to
create the signals is completely contained within the FPGA. For other signals,
data from the memories is used as well. Serialization and scrambling is also
done in the FPGA.
FPGA and associated circuits
A Programmable Logic Device (PLD) congures the FPGA by loading a le from
the Flash at power up. This congures the FPGA for normal operation; there is
a separate le for calibration.
The CPU interface connects to both the PLD and FPGA. During SW upgrade, the
Flash les are loaded from the mainframe via the PLD. The FPGA uses the CPU
co
nnection to access the control registers.
Signal generation
The FPGA c ontains horizontal and vertical counters which create the raster
structure for the selected signal. For most test signals, these counters drive the
FPGA elements that create the actual video signals such as color bars or at eld,
along with the EAV and SAV info and CRCs if appropriate. The video signals
are then sc rambled, serialized, and sent at 270 Mb/s, 1.5 Gb/s or 3 Gb/s from
the FPGA to the output boards.
When generating frame picture signals, similar horizontal and vertical counters
access the DDR memory for the given channel. In this mode, the data from the
user's picture le is used to create the test signal. This data stream is combined
with the standard test signal stream to add the other required elements and the
result is then serialized.
14–10 TG8000 Multiformat Test Signal Generator Service Manual

Table of Contents

Other manuals for Tektronix TG8000

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Tektronix TG8000 and is the answer not in the manual?

Tektronix TG8000 Specifications

General IconGeneral
BrandTektronix
ModelTG8000
CategoryPortable Generator
LanguageEnglish

Related product manuals