Home
Xilinx
Motherboard
Virtex-4
Xilinx Virtex-4 Configuration User Guide
5
of 1
of 1 rating
114 pages
Give review
Manual
Specs
To Next Page
To Next Page
To Previous Page
To Previous Page
Loading...
Virtex-4 FPGA Confi
guration User Guide
www.xilinx.com
73
UG071 (v1.12) June 2, 2017
Boundary-Scan for Virtex-4 Devi
ces Using IEEE Stan
dard 1532
R
Configuration Flows Using JTAG
Figure 3-9:
IEEE 1532 Configuration Flow
A
A
Lo
a
d I
S
C_PROGRAM
Lo
a
d 00000
Lo
a
d I
S
C_ENABLE
Sa
mple mode pin
s
INIT_B
= High?
K
eep cle
a
ring
Config
u
r
a
tion memory
RTI
1 TCK
cycle
s
Lo
a
d 64
b
it
s
of
b
it
s
tre
a
m d
a
t
a
End of
D
a
t
a
?
CRC
correct?
P
u
ll INIT_B Low
S
TOP
Oper
a
tion
a
l
Reconfig
u
re?
Lo
a
d I
S
C_DI
S
ABLE
RTI minim
u
m
12 TCK
cycle
s
V
cc
> ?
RTI minim
u
m
12 TCK
cycle
s
P
ower-Up
No
Ye
s
Ye
s
No
Ye
s
No
No
Ye
s
No
Ye
s
No
Ye
s
UG071_33_073007
Cle
a
r Config
u
r
a
tion
memory once more
PROGRAM_B?
PROGRAM_B
72
74
Table of Contents
Default Chapter
2
Revision History
2
Table of Contents
5
Preface: about this Guide
9
Guide Contents
9
Additional Documentation
9
Additional Resources
10
Typographical Conventions
10
Online Document
11
Chapter 1: Configuration Overview
13
Introduction
13
Setup (Steps 1-3)
15
Device Power-Up (Step 1)
15
Clear Configuration Memory (Step 2, Initialization)
16
Sample Mode Pins (Step 3)
17
Delaying Configuration
17
Bitstream Loading (Steps 4-7)
18
Synchronization (Step 4)
18
Check Device ID (Step 5)
19
Load Configuration Data Frames (Step 6)
20
Cyclic Redundancy Check (Step 7)
20
Startup (Step 8)
21
Bitstream Encryption
23
AES Overview
23
Creating an Encrypted Bitstream
24
Loading the Encryption Key
24
Loading Encrypted Bitstreams
24
Bitstream Encryption and Internal Configuration Access Port (ICAP)
25
Vbatt
25
Chapter 2: Configuration Interfaces
27
Serial Configuration Interface
27
Clocking Serial Configuration Data
29
Master Serial Configuration
29
Slave Serial Configuration
30
Serial Daisy Chains
30
Configuring a Serial Daisy Chain with a Microprocessor or CPLD
32
Mixed Serial Daisy Chains
33
Guidelines and Design Considerations for Serial Daisy Chains
33
Ganged Serial Configuration
37
Startup Sequencing (GTS)
38
Disable the Active DONE Driver on for All Devices
38
Connect All DONE Pins if Using a Master Device
38
DONE Pin Rise Time
38
Configuration Clock (CCLK) as Clock Signal for Board Layout
38
Signal Fanout
38
PROM Files for Ganged Serial Configuration
39
Selectmap Configuration Interface
39
Single Device Selectmap Configuration
41
Multiple Device Selectmap Configuration
42
Ganged Selectmap
44
Selectmap Data Loading
45
Continuous Selectmap Data Loading
46
Non-Continuous Selectmap Data Loading
48
Selectmap ABORT
49
Configuration Abort Sequence Description
49
Readback Abort Sequence Description
50
ABORT Status Word
50
Resuming Configuration or Readback after an Abort
51
Selectmap Reconfiguration
51
Selectmap Data Ordering
52
Configuration Data Files
53
Byte Swapping
53
Generating PROM Files
54
PROM Files for Serial Daisy Chains
54
PROM Files for Selectmap Configuration
55
Chapter 3: Boundary-Scan and JTAG Configuration
57
Introduction
57
Boundary-Scan for Virtex-4 Devices Using IEEE Standard 1149.1
57
Test Access Port
57
TAP Controller
59
Boundary-Scan Architecture
61
Boundary-Scan Register
61
Instruction Register
62
BYPASS Register
64
Identification Register
64
Configuration Register (Boundary-Scan)
66
USERCODE Register
66
USER1, USER2, USER3, and USER4 Registers
66
Using Boundary-Scan in Virtex-4 Devices
66
Configuring through Boundary-Scan
67
Reconfiguring through Boundary-Scan
70
Boundary-Scan for Virtex-4 Devices Using IEEE Standard 1532
71
ISC Modal States
71
Clocking Startup and Shutdown Sequences (JTAG)
72
Configuration Flows Using JTAG
73
Chapter 4: Frame ECC Logic
75
Using Frame ECC Logic
75
Chapter 5: User Access Register
77
Using the User Access Register
77
Chapter 6: Reconfiguration Techniques
79
Dynamic Reconfiguration of Functional Blocks (DRP)
79
Background
79
Overview
79
FPGA Fabric Port Definition
80
DRP DCM Implementation
83
Changing the Multiply and Divide Values
83
Dynamic Phase Shifting through the DRP in Direct Mode
84
ICAP - Internal Configuration Access Port
85
Chapter 7 : Configuration Details
87
Configuration Memory Frames
87
Configuration Control Logic
88
Packet Types
88
Type 1 Packet
88
Type 2 Packet
89
Configuration Registers
89
Command Register (CMD)
90
Control Register (CTL)
91
Frame Address Register (FAR)
92
Status Register (STAT)
93
Configuration Options Register (COR)
94
Bitstream Composition
96
Default Initial Configuration Process
96
Chapter 8: Readback and Configuration Verification
99
Preparing a Design for Readback
99
Readback Command Sequences
100
Accessing Configuration Registers through the Selectmap Interface
100
Configuration Register Read Procedure (Selectmap)
101
Configuration Memory Read Procedure (Selectmap)
102
Accessing Configuration Registers through the JTAG Interface
104
Configuration Register Read Procedure - JTAG
104
Configuration Memory Read Procedure (1149.1 JTAG)
106
Configuration Memory Read Procedure (1532 JTAG)
109
Verifying Readback Data
110
Readback Capture
113
Other manuals for Xilinx Virtex-4
User Guide
176 pages
5
Based on 1 rating
Ask a question
Give review
Questions and Answers:
Need help?
Do you have a question about the Xilinx Virtex-4 and is the answer not in the manual?
Ask a question
Xilinx Virtex-4 Specifications
General
Brand
Xilinx
Model
Virtex-4
Category
Motherboard
Language
English
Related product manuals
Xilinx Virtex-5 FPGA ML561
140 pages
Virtex-7 FPGA VC7222 IBERT
68 pages
Xilinx VC707
116 pages
Xilinx VC709
96 pages
Xilinx VCU118
164 pages
Xilinx VCU128
100 pages
Xilinx ML605
92 pages
Xilinx SP701
50 pages
Xilinx Arty A7
26 pages
Xilinx Zynq-7000
678 pages
Xilinx Zynq-7000 ZC702
4 pages
Xilinx Zynq UltraScale+ ZCU208
92 pages
To Next PageTo Next PageTo Previous PageTo Previous Page
Loading...
Need help?
General
