EasyManua.ls Logo

Analog Devices ADRV9002

Analog Devices ADRV9002
277 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Preliminary Technical Data UG-1828
Rev. PrB | Page 145 of 277
properly, which can be done through API command. The feedback information can be configured into 2 modes, the peak detect mode
and peak and power detect mode. In peak detect mode, the over-range and under-range conditions of both APD and HB detectors will
be provided through DGPIO pins to user. In peak and power detect mode, over-range and under-range conditions of power detector,
over-range and under-range condition of APD will be provided through DGPIO pins to user.
Table 61 describes feedback configuration and the bitfield definition and position. For example, when it is configured in peak mode, the
user could connect to a set of DGPIO pins to retrieve all the APD and HB detector status. Note the DGPIO pins could be selected from
Pin 0 to Pin 15 and 2 consecutive DGPIO pins should always be configured as a pair to retrieve 2 consecutive bitfields (Bit 0 and Bit 1 or
Bit 2 and Bit 3 in both modes). DGPIO pin selection is defined by the following enum type:
typedef enum adi_adrv9001_GpioPinCrumbSel
{
ADI_ADRV9001_GPIO_PIN_CRUMB_UNASSIGNED,
ADI_ADRV9001_GPIO_PIN_CRUMB_01_00,
ADI_ADRV9001_GPIO_PIN_CRUMB_03_02,
ADI_ADRV9001_GPIO_PIN_CRUMB_05_04,
ADI_ADRV9001_GPIO_PIN_CRUMB_07_06,
ADI_ADRV9001_GPIO_PIN_CRUMB_09_08,
ADI_ADRV9001_GPIO_PIN_CRUMB_11_10,
ADI_ADRV9001_GPIO_PIN_CRUMB_13_12,
ADI_ADRV9001_GPIO_PIN_CRUMB_15_14,
} adi_adrv9001_GpioPinCrumbSel_e
In both peak mode and peak and power mode, a pair of bits (Bit 0 and Bit 1 or Bit 2 and Bit 3) can choose any one pair of GPIO pins defined in
“adi_adrv9001_GpioPinCrumbSel_e”. If “ADI_ADRV9001_GPIO_PIN_CRUMB_UNASSIGNED” is selected, it means no GPIO pins assigned
so the corresponding bitfields cannot be observed by user. The DGPIO pins can be associated with either one of the receivers.
Table 61. DGPIO Configuration for Retrieving Signal Detector Information
Mode Bit Field Definition
Feedback Mask Bit
Position
Peak Mode
hb_low_threshold_counter_exceeded (low threshold has been exceeded counter times, no
under load condition)
0
apd_low_threshold_counter_exceeded
(low threshold has been exceeded counter times, no under load condition)
1
hb_high_threshold_counter_exceeded
(high threshold has been exceeded counter times, over load condition)
2
apd_high_threshold_counter_exceeded
(high threshold has been exceeded counter times, over load condition)
3
Peak and Power
Mode
power_inner_low_threshold_exceeded (inner low threshold exceeded, no under load
condition)
0
power_inner_high_threshold_exceeded
(inner high threshold exceeded, over load condition)
1
apd_low_threshold_counter_exceeded
(low threshold has been exceeded counter times, no under load condition)
2
apd_high_threshold_counter_exceeded
(high threshold has been exceeded counter times, over load condition)
3

Table of Contents

Related product manuals