Inovance H3U Series - Comparison Reset; HSCR Comparison Reset

362
5
5 High-speed Input5.4.3 HSCR Comparison Reset
5.4.3 HSCR Comparison Reset
◆
Overview
The present value of the counter is compared with the comparison value. If the values are equal, the
comparison output is immediately reset, independent of the scan duration.
HSCR S1 S2 D
(High
-
speed counter)
Comparison reset
Applicable Model: H
3
U
-
PM
S1
Source
data
Set comparison value: 32 bits
32-bit instruction (13
steps)
DHSCR: Continuous
execution
S2
Source
data
Specied high-speed counters: C252–C254
D Result Storage unit for the comparison result
◆
Operands
Operand
Bit Soft Component Word Soft Component
System·User System·User Bit Designation Indexed Address Constant
Real
Number
S1 X Y M T C S SM D R T C SD KnX KnY KnM KnS KnSM V Z Modication K H E
S2 X Y M T C S SM D R T C SD KnX KnY KnM KnS KnSM V Z Modication K H E
D X Y M T C S SM D R T C SD KnX KnY KnM KnS KnSM V Z Modication K H E
Note: The soft elements in gray background are supported.
◆
Functions and actions:
When the present value of S2 counter is equal to the value of S1, immediately reset [D].
[S2] variables must be high-speed counters C252-C254. As all counters involved are 32-bit counters, the
32 bit instruction DHSCR must be used.
Set value Remarks
C252 Corresponding to X axis
C253 Corresponding to Y axis
C254 Corresponding to Z axis
[D] is the storage unit for the comparison result: When it is Y0 to Y17 port, the result is immediately output;
when it is a port with the number greater than Y20, the result is output after the user program is scanned;
when it is M, S, or SM variable, the result is immediately refreshed.
Set value Interrupt output result
Y, M, and S Bit element output
1
)
Note:
Except that the HSCR instruction cannot use high-speed counter interrupts as comparison outputs, the
operation principle of the HSCR instruction is the same as that of the HSCS instruction. The comparison
output action of the HSCR instruction is just the opposite of that of the HSCS instruction. That is, when the
present value of the counter is equal to the set value, the specied output is reset. See the instruction for
use of HSCS.