Ikegami CCU-430 - Information

136
UHK-430/CCU-430 1710 VER2 (E)
6.2 CCU Menu Configuration and Contents
■
INFORMATION
3URYLGHVWHFKQLFDOLQIRUPDWLRQKDUGZDUHDQG¿UPZDUHYHUVLRQVRSHUDWLQJVWDWXVRIWKHFDPHUDDQG&&8
Setting Item Initial setting Setting value Description, Remarks
INFORMATION
Displays the each setting information.
―
OPTION
―
HD_VP
',6$%/( ',6$%/((1$%/(
'LVSOD\V',6$%/((1$%/(RIWKHRSWLRQERDUGDQGVRIWZDUH
options implemented.
―
12G_OUT
',6$%/( ',6$%/((1$%/(
―
. . .
. . .
―
ETHERNET
Displays the setting values of ETHERNET.
―
IP ADDRESS
―
SUBNET MASK
―
DEFAULT GATE WAY
―
SPEED/DUPLEX
MAC ADDRESS
―
FIRMWARE VERSION
―
CCU SERIAL NUMBER
$%( Displays the serial number and firmware information of the device.
―
PACKAGE VERSION
6182V**.**.**
―
MAIN SOFT
9[[\\]]&6
―
SUB SOFT
9[[\\]]&6
―
HD_VP FPGA2
6091Vxx.xx *1 Option module
―
HD_VP FPGA3
6093Vxx.xx *1 Option module
―
TRX_VP FPGA1
6089Vxx.xx
―
TRX_VP FPGA2
6090Vxx.xx
―
TRX_VP FPGA3
6093Vxx.xx
―
RET_PRC FPGA1
6102Vxx.xx
―
RET_PRC FPGA2
6103Vxx.xx
―
PLS/AUX FPGA
9[[[[
―
PLS/AUX CPLD
6116Vxx.xx
―
MPU FPGA
6117Vxx.xx
S12G_OUT FPGA
6128Vxx.xx *1 Option module
―
HARDWARE VERSION
Displays the hardware version.
―
HD_VP
VERSION* *1 Option module
―
TRX_VP
VERSION*
―
RET_PRC
VERSION*
―
PLS/AUX
VERSION*
―
MPU
VERSION*
12G_OUT
VERSION* *1 Option module
―
DATE/TIME
<<<<00''KKPP Displays and sets the date and time.
―
DATE SET
<<00'' 'DWHVHWWLQJ<HDU0RQWK'D\
―
TIME SET
KKPPVV Time setting (24 hours)
―
PUSH SET ---> START
Executes the date and time setting.
―
INTEGRAL TIME
*****H**M Displays the integral operation time.
SUB TIME
*****H**M Displays the interval operating time (resettable).
SUB TIMERE SET --->
Resets the interval operating time.
USER ID
67$1'$5' Displays the USER ID settings.
Caution:
2SWLRQPRGXOH
Displays the information on the option board and software options implemented. If they are not implemented, they are indicated
with "---" or no display.