EasyManua.ls Logo

Intel 386

Intel 386
691 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Intel386™ EX EMBEDDED MICROPROCESSOR USERS MANUAL
15-6
15.4 REGISTER DEFINITIONS
Table 15-2 provides an overview of the registers associated with the RCU. The following sections
provide specific programming information for each register.
Table 15-2. RCU Registers
Register
Expanded
Address
Description
RFSCIR
(read/write)
0F4A2H Refresh Clock Interval:
Determines the processor clock (CLK2/2) count between refresh requests.
RFSCON
(read/write)
0F4A4H Refresh Control:
Enables the refresh control unit. Reading this register also provides the
current value of the interval counter.
RFSBAD
(read/write)
0F4A0H Refresh Base Address:
Contains the A25:14 address bits of the refresh address. This establishes
a memory region for refreshing.
RFSADD
(read/write)
0F4A6H Refresh Address:
Contains the A13:1 address bits of the refresh address. The 13-bit address
counter generates these values.

Table of Contents

Related product manuals