IBM 5100 - Page 213

g
;:,
[
CD
...
!
UI
...... ,
I !
~
r-'
~
Read Bus
+Read Strobe
J
J
RDR
l
Bus In
!
I
Parity Check I I Parity Check J
-Load ALU
I
ALU Reg
I
-SAR Strobe I
Reg Strobe
l
Bus Out
J
1 1 Control Bits (not)
J
I
DA 0\ ALU / eyel. """ Roq
Error
Error Reset
I
Lhine Check In
~ No Process Cycle
- r---' Interrupt Bits
fC(
-Machine Check Out
-
Bus In 1
l
-Load SDR
Strobe I
Read/Write
~
~
1
SAR
I
-Op Reg Strobe
I
Op Reg
I
I
I
1
l
Decode
I
Storage
Address
Decode
Device
Address
Decode
ROSSAB
~
U'I
...
8
(')
:::s
..
2-
ii'
..
c
III
..
III
."
0-
~
I
o
Q
:::I
....
..
=-
CD
..
Op Code E
DA Bus
I
I
SDR
SAB
Add, •• ""''''''I-- Con"~ ---aJ
ROS
+Write Strobe I
Gate
J L
Control Bits
Oock
Write Bus
r----~
-----
-,
I
I _I
Registers
J
I
I I
Put Strobe Bit
I ReadIWrite 1
Get Strobe Bit
I
Storage
,----
----
-------,
I
l.-
I
Control Strobe Bit
I
I
Executable
I
I
I
ROS
I
I Not Part of
L Display J 1
I
L~t~l~r..?~d_
- ---- -----
__________ ...J
Read Bus
r
-Process Cycle Next