EasyManua.ls Logo

Motorola MC68HC908AB32 - Introduction; Section 7. Central Processor Unit (CPU)

Motorola MC68HC908AB32
392 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
MC68HC908AB32Rev. 1.0 Technical Data
MOTOROLA Central Processor Unit (CPU) 89
Technical Data — MC68HC908AB32
Section 7. Central Processor Unit (CPU)
7.1 Contents
7.2 Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .89
7.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .90
7.4 CPU Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .90
7.4.1 Accumulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .91
7.4.2 Index Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .92
7.4.3 Stack Pointer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .92
7.4.4 Program Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .93
7.4.5 Condition Code Register . . . . . . . . . . . . . . . . . . . . . . . . . . .93
7.5 Arithmetic/Logic Unit (ALU) . . . . . . . . . . . . . . . . . . . . . . . . . . .96
7.6 Low-Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .96
7.6.1 Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .96
7.6.2 Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .97
7.7 CPU During Break Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . .97
7.8 Instruction Set Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . .97
7.9 Opcode Map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .97
7.2 Introduction
The M68HC08 CPU (central processor unit) is an enhanced and fully
object-code-compatible version of the M68HC05 CPU. The
CPU08
Reference Manual
(Motorola document order number CPU08RM/AD)
contains a description of the CPU instruction set, addressing modes,
and architecture.

Table of Contents

Related product manuals