S3F84B8_UM_REV 1.00 6 INSTRUCTION SET
6-50
6.3.37 LDB — LOAD BIT
LDB dst,src.b
LDB dst.b,src
Operation: dst(0) src(b)
or
dst(b) src(0)
The specified bit of source is loaded into bit zero (LSB) of destination, or bit zero of source is
loaded into the specified bit of destination. No other bits of the destination are affected. The
source remains unaffected.
Flags: No flags are affected.
Format:
Bytes Cycles Opcode
(Hex)
Addr Mode
dst src
opc dst | b | 0 src 3 6 47 r0 Rb
opc src | b | 1 dst 3 6 47 Rb r0
NOTE: In the second byte of instruction formats, the destination (or source) address is four bits, the bit address ‘b’ is
three bits, and the LSB address value is one bit in length.
Examples: Given R0 = 06H and general register 00H = 05H:
LDB R0,00H.2 R0 = 07H, register 00H = 05H
LDB 00H.0,R0 R0 = 06H, register 00H = 04H
In the first example, destination working register R0 contains the value 06H and the source
general register 00H contains the value 05H. The statement “LD R0,00H.2” loads the bit two
value of 00H register into bit zero of the R0 register, leaving the value 07H in register R0.
In the second example, 00H is the destination register. The statement “LD 00H.0,R0” loads bit
zero of register R0 to the specified bit (bit zero) of destination register, leaving 04H in general
register 00H.
To Next Page
