C28x CPU + FPU + VCU + TMU and CLA
TMS320F2837xD Microcontroller Workshop - Architecture Overview 1 - 5
C28x CPU + FPU + VCU + TMU and CLA
The C28x is a highly integrated, high performance solution for demanding control applications.
The C28x is a cross between a general purpose microcontroller and a digital signal processor
DSP), balancing the code density of a RISC processor and the execution speed of a DSP with
the architecture, firmware, and development tools of a microcontroller.
The DSP features include a modified Harvard architecture and circular addressing. The RISC
features are single-cycle instruction execution, register-to-register operations, and a modified
Harvard architecture. The microcontroller features include ease of use through an intuitive
instruction set, byte packing and unpacking, and bit manipulation.
C28x CPU + FPU + VCU + TMU and CLA
MCU/DSP balancing code density &
execution time
16-bit instructions for improved code density
32-bit instructions for improved execution time
32-bit fixed-point CPU + FPU
32x32 fixed-point MAC, doubles as dual
16x16 MAC
IEEE Single-precision floating point
hardware and MAC
Floating-point simplifies software
development and boosts performance
Viterbi, Complex Math, CRC Unit (VCU)
adds support for Viterbi decode, complex
math and CRC operations
Parallel processing Control Law Accelerator
(CLA) adds IEEE Single-precision 32-bit
floating point math operations
CLA algorithm execution is independent of
the main CPU
Trigonometric operations supported by TMU
Fast interrupt service time
Single cycle read-modify-write instructions
Data Bus
3
32-bit
Timers
CPU
Register Bus
Program Bus
32x32 bit
Multiplier
FPU
R-M-W
Atomic
ALU
CLA
CLA Bus
TMU
VCU
PIE
Watchdog
The C28x design supports an efficient C engine with hardware that allows the C compiler to
generate compact code. Multiple busses and an internal register bus allow an efficient and
flexible way to operate on the data. The architecture is also supported by powerful addressing
modes, which allow the compiler as well as the assembly programmer to generate compact code
that is almost one to one corresponded to the C code.
The C28x is as efficient in DSP math tasks as it is in system control tasks. This efficiency
removes the need for a second processor in many systems, though the F2837xD is a dual-core
device for even higher performance. The 32 x 32-bit multiply-accumulate (MAC) capabilities can
also support 64-bit processing, enable the C28x to efficiently handle higher numerical resolution
calculations that would otherwise demand a more expensive solution. Along with this is the
capability to perform two 16 x 16-bit multiply accumulate instructions simultaneously or Dual
MACs (DMAC). The devices also feature floating-point units.
The addition of the Floating-Point Unit (FPU) to the fixed-point CPU core enables support for
hardware IEEE-754 single-precision floating-point format operations. The FPU adds an extended
set of floating-point registers and instructions to the standard C28x architecture, providing
seamless integration of floating-point hardware into the CPU.
To Next Page
Loading...
Need help?
General
