EasyManua.ls Logo

Panasonic MN101L Series

Panasonic MN101L Series
563 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Chapter 13
Serial Interface
Clock-Synchronous Communication XIII - 37
Consecutive Communication Mode
When SCnMD0.SCnCTM is "1", consecutive communication mode is selected.
In this mode, when the next data is written to TXBUFn by the specified timing, the following communication is
executed without a communication blank. To execute a communication without a blank, write the next data to
TXBUFn before the 7th bit of data (1 byte) is received after the data in TXBUFn was read out to the transmission
shift register (SCnTRB) and SCnTEMP changed to "0". (Refer to the "inverted triangle" sign of Figure:13.3.11,
Figure:13.3.12, Figure:13.3.13, and Figure:13.3.14.) If this restriction is not satisfied, the communication blank
occurs.
..
In consecutive communication mode, set data to TXBUFn for slave device to enable the con-
secutive communication. When a setting timing is delayed, a transfer clock is masked and a
communication does not work properly.
..
Single byte Communication Mode
When SCnMD0.SCnCTM is "0", single byte communication mode is selected.
In this mode, the following blank is inserted.
(1) When writing the next data to TXBUFn by the time specified with "inverted triangle" sign in Figure:13.3.11,
Figure:13.3.12, Figure:13.3.13, and Figure:13.3.14., the blank period of up to 4.5T (including T
wait
of 3.5T)
is inserted between each byte data transmission/reception.
(2) Other than the above (1), the blank period of up to 4.5T (including T
wait
of 3.5T) is inserted after writing the
next data to TXBUFn
When the LSI is a master, the transfer clock output is stopped while the serial communication is not executed.
When the LSI is a slave, the transfer clock input to SBTn is masked while the serial communication is not exe-
cuted.
..
When the LSI is a slave, inform a master device when the transfer clock output form the mas-
ter can be input in the LSI.
..

Table of Contents

Related product manuals