EasyManua.ls Logo

Panasonic MN103S

Panasonic MN103S
552 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
Loading...
Cover
MICROCOMPUTER MN103S
MN103SA7D/A7G
LSI User’s Manual
Pub.No.232A7-012E

Table of Contents

Other manuals for Panasonic MN103S

Question and Answer IconNeed help?

Do you have a question about the Panasonic MN103S and is the answer not in the manual?

Panasonic MN103S Specifications

General IconGeneral
BrandPanasonic
ModelMN103S
CategoryComputer Hardware
LanguageEnglish

Summary

Chapter 1 Overview

1.2 Hardware Functions

Details the core hardware functions of the MN103S microcontroller, including CPU, memory, and peripherals.

1.3 Pin Description

Provides pin configuration and functional specifications for each pin of the microcontroller.

1.5 Electrical Characteristics

Lists preliminary electrical characteristics, including absolute maximum ratings and operating conditions.

Chapter 2 CPU Basics

2.1 Overview and Specifications

Provides an overview of the MN103S CPU core's basic specifications, including architecture and instruction set.

2.2 CPU Block Diagram

Illustrates the internal block diagram of the CPU, showing key functional units and data flow.

2.3 Programming Model and Registers

Describes the CPU's programming model, detailing data registers, address registers, and status word.

2.5 Instructions and Addressing Modes

Covers the instruction set, instruction formats, and various addressing modes used by the CPU.

2.6 Memory Space and Map

Describes the LSI's 4 GB linear address space, memory map, and access methods.

Chapter 3 Clock Generator

3.1 Overview and Functions

Explains the clock generator's role in supplying frequencies and lists its core functions.

3.2 Control Registers

Describes the control registers for the clock generator, including PLL and clock control.

3.3 Operation and Setup

Explains internal clock supply, reset release, input frequency setup, and oscillator connection.

Chapter 4 Bus Controller

4.1 Overview and Functions

Explains the bus controller's function in managing CPU and peripheral interfacing, including its block diagram.

4.2 Operation

Describes bus configuration, data access timing, and internal ROM access control.

Chapter 5 Interrupt Controller

5.1 Overview and Functions

Introduces interrupt controllers, detailing interrupt types, functions, and block diagrams.

5.2 Control Registers

Describes control registers for interrupt handling, including PSW, vector registers, and group control registers.

5.3 Interrupt Controller Operation

Explains the operation of the interrupt controller, covering interrupt types and processing sequences.

5.4 Noise Filter Function

Details the noise filter function for external interrupt pins, including its control and setup.

Chapter 6 ROM Correction

Chapter 7 IO Port

Chapter 8 8-bit Timer

Chapter 9 16-bit Timer

Chapter 10 Motor Control PWM

Chapter 11 Watchdog Timer

Chapter 12 Serial Interface 0 and 1

Chapter 13 Serial Interface 2

Chapter 14 AD Converter

Chapter 15 Regulator

Chapter 16 Appendix

16.2 Instruction Set

Lists the MN1030/MN103S series instruction set, covering mnemonic, operation, and machine code.

Related product manuals